DSPIC30F6010BT-20I/S [MICROCHIP]
High-Performance Digital Signal Controllers; 高性能数字信号控制器型号: | DSPIC30F6010BT-20I/S |
厂家: | MICROCHIP |
描述: | High-Performance Digital Signal Controllers |
文件: | 总218页 (文件大小:5244K) |
中文: | 中文翻译 | 下载: | 下载PDF数据表文档文件 |
dsPIC30F6010
Data Sheet
High-Performance
Digital Signal Controllers
2004 Microchip Technology Inc.
Preliminary
DS70119D
Note the following details of the code protection feature on Microchip devices:
•
•
Microchip products meet the specification contained in their particular Microchip Data Sheet.
Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the
intended manner and under normal conditions.
•
There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our
knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip’s Data
Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
•
•
Microchip is willing to work with the customer who is concerned about the integrity of their code.
Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not
mean that we are guaranteeing the product as “unbreakable.”
Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our
products. Attempts to break Microchip’s code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts
allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.
Information contained in this publication regarding device
applications and the like is provided only for your convenience
and may be superseded by updates. It is your responsibility to
ensure that your application meets with your specifications.
MICROCHIP MAKES NO REPRESENTATIONS OR WAR-
RANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED,
WRITTEN OR ORAL, STATUTORY OR OTHERWISE,
RELATED TO THE INFORMATION, INCLUDING BUT NOT
LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE,
MERCHANTABILITY OR FITNESS FOR PURPOSE.
Microchip disclaims all liability arising from this information and
its use. Use of Microchip’s products as critical components in
life support systems is not authorized except with express
written approval by Microchip. No licenses are conveyed,
implicitly or otherwise, under any Microchip intellectual property
rights.
Trademarks
The Microchip name and logo, the Microchip logo, Accuron,
dsPIC, KEELOQ, microID, MPLAB, PIC, PICmicro, PICSTART,
PRO MATE, PowerSmart, rfPIC, and SmartShunt are
registered trademarks of Microchip Technology Incorporated
in the U.S.A. and other countries.
AmpLab, FilterLab, Migratable Memory, MXDEV, MXLAB,
PICMASTER, SEEVAL, SmartSensor and The Embedded
Control Solutions Company are registered trademarks of
Microchip Technology Incorporated in the U.S.A.
Analog-for-the-Digital Age, Application Maestro, dsPICDEM,
dsPICDEM.net, dsPICworks, ECAN, ECONOMONITOR,
FanSense, FlexROM, fuzzyLAB, In-Circuit Serial
Programming, ICSP, ICEPIC, MPASM, MPLIB, MPLINK,
MPSIM, PICkit, PICDEM, PICDEM.net, PICLAB, PICtail,
PowerCal, PowerInfo, PowerMate, PowerTool, rfLAB,
rfPICDEM, Select Mode, Smart Serial, SmartTel and Total
Endurance are trademarks of Microchip Technology
Incorporated in the U.S.A. and other countries.
SQTP is a service mark of Microchip Technology Incorporated
in the U.S.A.
All other trademarks mentioned herein are property of their
respective companies.
© 2004, Microchip Technology Incorporated, Printed in the
U.S.A., All Rights Reserved.
Printed on recycled paper. 11/12/04
Microchip received ISO/TS-16949:2002 quality system certification for
its worldwide headquarters, design and wafer fabrication facilities in
Chandler and Tempe, Arizona and Mountain View, California in
October 2003. The Company’s quality system processes and
procedures are for its PICmicro® 8-bit MCUs, KEELOQ® code hopping
devices, Serial EEPROMs, microperipherals, nonvolatile memory and
analog products. In addition, Microchip’s quality system for the design
and manufacture of development systems is ISO 9001:2000 certified.
DS70119D-page ii
Preliminary
2004 Microchip Technology Inc.
dsPIC30F6010
dsPIC30F6010 Enhanced Flash
16-bit Digital Signal Controller
Peripheral Features:
Note: This data sheet summarizes features of this group
of dsPIC30F devices and is not intended to be a complete
reference source. For more information on the CPU,
peripherals, register descriptions and general device
functionality, refer to the dsPIC30F Family Reference
Manual (DS70046). For more information on the device
instruction set and programming, refer to the dsPIC30F
Programmer’s Reference Manual (DS70030).
• High current sink/source I/O pins: 25 mA/25 mA
• Timer module with programmable prescaler:
- Five 16-bit timers/counters; optionally pair
16-bit timers into 32-bit timer modules
• 16-bit Capture input functions
• 16-bit Compare/PWM output functions
• 3-wire SPITM modules (supports 4 Frame modes)
High-Performance Modified RISC CPU:
2
• I CTM module supports Multi-Master/Slave mode
• Modified Harvard architecture
and 7-bit/10-bit addressing
• C compiler optimized instruction set architecture
with flexible Addressing modes
• 2 UART modules with FIFO Buffers
• 2 CAN modules, 2.0B compliant
• 84 base instructions
• 24-bit wide instructions, 16-bit wide data path
Motor Control PWM Module Features:
• 144 Kbytes on-chip Flash program space
(Instruction words)
• 8 PWM output channels
• 8 Kbytes of on-chip data RAM
• 4 Kbytes of non-volatile data EEPROM
• Up to 30 MIPs operation:
- Complementary or Independent Output
modes
- Edge and Center Aligned modes
• 4 duty cycle generators
- DC to 40 MHz external clock input
- 4 MHz-10 MHz oscillator input with
PLL active (4x, 8x, 16x)
• Dedicated time base
• Programmable output polarity
• Dead Time control for Complementary mode
• Manual output control
• 44 interrupt sources
- 5 external interrupt sources
- 8 user selectable priority levels for each
interrupt source
• Trigger for A/D conversions
- 4 processor trap sources
Quadrature Encoder Interface Module
Features:
• 16 x 16-bit working register array
• Phase A, Phase B and Index Pulse input
• 16-bit up/down position counter
DSP Engine Features:
• Dual data fetch
• Count direction status
• Accumulator write back for DSP operations
• Modulo and Bit-Reversed Addressing modes
• Position Measurement (x2 and x4) mode
• Programmable digital noise filters on inputs
• Alternate 16-bit Timer/Counter mode
• Interrupt on position counter rollover/underflow
• Two, 40-bit wide accumulators with optional
saturation logic
• 17-bit x 17-bit single cycle hardware fractional/
integer multiplier
• All DSP instructions single cycle
•
16-bit single cycle shift
2004 Microchip Technology Inc.
Preliminary
DS70119D-page 1
dsPIC30F6010
• Self-reprogrammable under software control
Analog Features:
• Power-on Reset (POR), Power-up Timer (PWRT)
and Oscillator Start-up Timer (OST)
• 10-bit Analog-to-Digital Converter (A/D) with
4 S/H Inputs:
• Flexible Watchdog Timer (WDT) with on-chip low
power RC oscillator for reliable operation
- 500 Ksps conversion rate
- 16 input channels
• Fail-Safe clock monitor operation detects clock
failure and switches to on-chip low power RC
oscillator
- Conversion available during Sleep and Idle
• Programmable Low Voltage Detection (PLVD)
• Programmable Brown-out Detection and Reset
generation
• Programmable code protection
• In-Circuit Serial Programming™ (ICSP™)
• Selectable Power Management modes
- Sleep, Idle and Alternate Clock modes
Special Microcontroller Features:
• Enhanced Flash program memory:
- 10,000 erase/write cycle (min.) for
CMOS Technology:
industrial temperature range, 100K (typical)
• Low power, high speed Flash technology
• Wide operating voltage range (2.5V to 5.5V)
• Industrial and Extended temperature ranges
• Low power consumption
• Data EEPROM memory:
- 100,000 erase/write cycle (min.) for
industrial temperature range, 1M (typical)
dsPIC30F Motor Control and Power Conversion Family*
Program
Pins Mem. Bytes/
Instructions
Output
Moto
SRAM EEPROM Timer Input
A/D 10-bit Quad
500 Ksps Enc
Device
Comp/Std Control
Bytes
Bytes
16-bit Cap
PWM
PWM
dsPIC30F2010
dsPIC30F3010
dsPIC30F4012
28
28
28
12K/4K
24K/8K
512
1024
1024
1024
1024
1024
1024
4096
3
5
5
5
5
5
5
4
4
4
4
4
4
8
2
2
2
4
4
4
8
6 ch
6 ch
6 ch
6 ch
6 ch
8 ch
8 ch
6 ch
6 ch
Yes
Yes
Yes
Yes
Yes
Yes
Yes
1
1
1
2
2
1
2
1
1
1
1
1
2
2
1
1
1
1
1
1
1
-
-
1024
2048
1024
2048
2048
8192
48K/16K
24K/8K
6 ch
1
-
dsPIC30F3011 40/44
dsPIC30F4011 40/44
9 ch
48K/16K
66K/22K
144K/48K
9 ch
1
1
2
dsPIC30F5015
dsPIC30F6010
64
80
16 ch
16 ch
* This table provides a summary of the dsPIC30F6010 peripheral features. Other available devices in the dsPIC30F
Motor Control and Power Conversion Family are shown for feature comparison.
DS70119D-page 2
Preliminary
2004 Microchip Technology Inc.
dsPIC30F6010
Pin Diagram
80-Pin TQFP
EMUC1/SOSCO/T1CK/CN0/RC14
EMUD1/SOSCI/CN1/RC13
EMUC2/OC1/RD0
IC4/RD11
60
59
58
57
56
55
54
53
52
51
50
49
48
47
46
45
44
43
42
41
1
PWM3H/RE5
PWM4L/RE6
2
3
PWM4H/RE7
T2CK/RC1
4
IC3/RD10
T4CK/RC3
5
IC2/RD9
SCK2/CN8/RG6
SDI2/CN9/RG7
SDO2/CN10/RG8
MCLR
6
IC1/RD8
7
INT4/RA15
8
INT3/RA14
VSS
9
SS2/CN11/RG9
VSS
10
11
12
13
14
15
16
17
18
19
20
dsPIC30F6010
OSC2/CLKO/RC15
OSC1/CLKI
VDD
VDD
FLTA/INT1/RE8
FLTB/INT2/RE9
AN5/QEB/CN7/RB5
SCL/RG2
SDA/RG3
AN4/QEA/CN6/RB4
AN3/INDX/CN5/RB3
EMUC3/SCK1/INT0/RF6
SDI1/RF7
AN2/SS1/LVDIN/CN4/RB2
PGC/EMUC/AN1/CN3/RB1
PGD/EMUD/AN0/CN2/RB0
EMUD3/SDO1/RF8
U1RX/RF2
U1TX/RF3
Note: Pinout subject to change.
2004 Microchip Technology Inc.
Preliminary
DS70119D-page 3
dsPIC30F6010
Table of Contents
1.0 Device Overview .......................................................................................................................................................................... 5
2.0 CPU Architecture Overview........................................................................................................................................................ 11
3.0 Memory Organization................................................................................................................................................................. 19
4.0 Address Generator Units............................................................................................................................................................ 31
5.0 Interrupts .................................................................................................................................................................................... 37
6.0 Flash Program Memory.............................................................................................................................................................. 43
7.0 Data EEPROM Memory ............................................................................................................................................................. 49
8.0 I/O Ports ..................................................................................................................................................................................... 53
9.0 Timer1 Module ........................................................................................................................................................................... 57
10.0 Timer2/3 Module ........................................................................................................................................................................ 61
11.0 Timer4/5 Module ....................................................................................................................................................................... 67
12.0 Input Capture Module ................................................................................................................................................................ 71
13.0 Output Compare Module............................................................................................................................................................ 75
14.0 Quadrature Encoder Interface (QEI) Module ............................................................................................................................. 79
15.0 Motor Control PWM Module....................................................................................................................................................... 85
16.0 SPI™ Module ............................................................................................................................................................................. 95
17.0 I2C Module................................................................................................................................................................................. 99
18.0 Universal Asynchronous Receiver Transmitter (UART) Module .............................................................................................. 107
19.0 CAN Module............................................................................................................................................................................. 115
20.0 10-bit High Speed Analog-to-Digital Converter (A/D) Module.................................................................................................. 127
21.0 System Integration ................................................................................................................................................................... 135
22.0 Instruction Set Summary.......................................................................................................................................................... 149
23.0 Development Support............................................................................................................................................................... 157
24.0 Electrical Characteristics.......................................................................................................................................................... 163
25.0 Packaging Information.............................................................................................................................................................. 205
On-Line Support................................................................................................................................................................................. 213
Systems Information and Upgrade Hot Line ...................................................................................................................................... 213
Reader Response .............................................................................................................................................................................. 214
Product Identification System............................................................................................................................................................. 215
TO OUR VALUED CUSTOMERS
It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip
products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and
enhanced as new volumes and updates are introduced.
If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via
E-mail at docerrors@mail.microchip.com or fax the Reader Response Form in the back of this data sheet to (480) 792-4150.
We welcome your feedback.
Most Current Data Sheet
To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:
http://www.microchip.com
You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page.
The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).
Errata
An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current
devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision
of silicon and revision of document to which it applies.
To determine if an errata sheet exists for a particular device, please check with one of the following:
•
•
•
Microchip’s Worldwide Web site; http://www.microchip.com
Your local Microchip sales office (see last page)
The Microchip Corporate Literature Center; U.S. FAX: (480) 792-7277
When contacting a sales office or the literature center, please specify which device, revision of silicon and data sheet (include
literature number) you are using.
Customer Notification System
Register on our web site at www.microchip.com/cn to receive the most current information on all of our products.
DS70119D-page 4
Preliminary
2004 Microchip Technology Inc.
dsPIC30F6010
This document contains device specific information for
the dsPIC30F6010 device. The dsPIC30F devices
contain extensive Digital Signal Processor (DSP) func-
tionality within a high-performance 16-bit microcontroller
(MCU) architecture. Figure 1-1 shows a device block
diagram for the dsPIC30F6010 device.
1.0
DEVICE OVERVIEW
Note: This data sheet summarizes features of this group
of dsPIC30F devices and is not intended to be a complete
reference source. For more information on the CPU,
peripherals, register descriptions and general device
functionality, refer to the dsPIC30F Family Reference
Manual (DS70046). For more information on the device
instruction set and programming, refer to the dsPIC30F
Programmer’s Reference Manual (DS70030).
2004 Microchip Technology Inc.
Preliminary
DS70119D-page 5
dsPIC30F6010
FIGURE 1-1:
dsPIC30F6010 BLOCK DIAGRAM
Y Data Bus
X Data Bus
16
16
16
16
VREF-/RA9
VREF+/RA10
INT3/RA14
INT4/RA15
16
Data Latch
Data Latch
Interrupt
PSV & Table
Data Access
Control Block
Controller
Y Data
RAM
X Data
RAM
8
16
24
(4 Kbytes)
(4 Kbytes)
PORTA
Address
Latch
Address
Latch
24
PGC/EMUC/AN0/CN2/RB0
PGD/EMUD/AN1/CN3/RB1
AN2/SS1/LVDIN/CN4/RB2
AN3/INDX/CN5/RB3
16 16
16
X RAGU
X WAGU
24
Y AGU
PCH PCL
PCU
AN4/QEA/CN6/RB4
AN5/QEB/CN7/RB5
AN6/OCFA/RB6
AN7/RB7
Program Counter
Loop
Control
Logic
Stack
Control
Logic
Address Latch
Program Memory
(144 Kbytes)
AN8/RB8
AN9/RB9
Data EEPROM
(4 Kbytes)
AN10/RB10
Effective Address
AN11/RB11
16
Data Latch
AN12/RB12
AN13/RB13
AN14/RB14
ROM Latch
16
AN15/OCFB/CN12/RB15
24
PORTB
T2CK/RC1
IR
T4CK/RC3
16
EMUD1/SOSCI/CN1/RC13
EMUC1/SOSCO/T1CK/CN0/RC14
OSC2/CLKO/RC15
16
16 x 16
W Reg Array
Decode
PORTC
Instruction
Decode &
Control
16 16
EMUC2/OC1/RD0
EMUD2/OC2/RD1
OC3/RD2
Control Signals
to Various Blocks
DSP
OC4/RD3
Divide
Unit
Power-up
Timer
Engine
OC5/CN13/RD4
OC6/CN14/RD5
OC7/CN15/RD6
OC8/CN16/UPDN/RD7
IC1/RD8
Timing
Generation
Oscillator
OSC1/CLKI
Start-up Timer
ALU<16>
POR/BOR
Reset
IC2/RD9
IC3/RD10
IC4/RD11
16
16
Watchdog
Timer
MCLR
IC5/RD12
IC6/CN19/RD13
IC7/CN20/RD14
IC8/CN21/RD15
Low Voltage
Detect
VDD, VSS
AVDD, AVSS
PORTD
PWM1L/RE0
PWM1H/RE1
PWM2L/RE2
PWM2H/RE3
PWM3L/RE4
PWM3H/RE5
PWM4L/RE6
PWM4H/RE7
FLTA/INT1/RE8
FLTB/INT2/RE9
Input
Output
Compare
Module
CAN1,
CAN2
2
I C
Capture
Module
10-bit ADC
UART1,
UART2
SPI1,
SPI2
Motor Control
PWM
QEI
Timers
PORTE
C1RX/RF0
C2RX/RG0
C1TX/RF1
C2TX/RG1
SCL/RG2
SDA/RG3
U1RX/RF2
U1TX/RF3
U2RX/CN17/RF4
U2TX/CN18/RF5
EMUC3/SCK1/INT0/RF6
SDI1/RF7
SCK2/CN8/RG6
SDI2/CN9/RG7
SDO2/CN10/RG8
SS2/CN11/RG9
EMUD3/SDO1/RF8
PORTG
PORTF
DS70119D-page 6
Preliminary
2004 Microchip Technology Inc.
dsPIC30F6010
Table 1-1 provides a brief description of the device I/O
pinout and the functions that are multiplexed to a port
pin. Multiple functions may exist on one port pin. When
multiplexing occurs, the peripheral module’s functional
requirements may force an override of the data
direction of the port pin.
TABLE 1-1:
Pin Name
dsPIC30F6010 I/O PIN DESCRIPTIONS
Pin
Buffer
Type
Description
Type
AN0-AN15
I
Analog Analog input channels.
AN0 and AN1 are also used for device programming data and clock inputs,
respectively.
AVDD
AVSS
P
P
P
P
Positive supply for analog module.
Ground reference for analog module.
CLKI
I
ST/CMOS External clock source input. Always associated with OSC1 pin function.
CLKO
O
—
Oscillator crystal output. Connects to crystal or resonator in Crystal
Oscillator mode. Optionally functions as CLKO in RC and EC modes. Always
associated with OSC2 pin function.
CN0-CN23
I
ST
Input change notification inputs.
Can be software programmed for internal weak pull-ups on all inputs.
COFS
CSCK
CSDI
I/O
I/O
I
ST
ST
ST
—
Data Converter Interface frame synchronization pin.
Data Converter Interface serial clock input/output pin.
Data Converter Interface serial data input pin.
Data Converter Interface serial data output pin.
CSDO
O
C1RX
C1TX
C2RX
C2TX
I
ST
—
CAN1 bus receive pin.
CAN1 bus transmit pin.
CAN2 bus receive pin.
CAN2 bus transmit pin.
O
I
ST
—
O
EMUD
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
ST
ST
ST
ST
ST
ST
ST
ST
ICD Primary Communication Channel data input/output pin.
ICD Primary Communication Channel clock input/output pin.
ICD Secondary Communication Channel data input/output pin.
ICD Secondary Communication Channel clock input/output pin.
ICD Tertiary Communication Channel data input/output pin.
ICD Tertiary Communication Channel clock input/output pin.
ICD Quaternary Communication Channel data input/output pin.
ICD Quaternary Communication Channel clock input/output pin.
EMUC
EMUD1
EMUC1
EMUD2
EMUC2
EMUD3
EMUC3
IC1-IC8
I
ST
Capture inputs 1 through 8.
INDX
QEA
I
I
ST
ST
Quadrature Encoder Index Pulse input.
Quadrature Encoder Phase A input in QEI mode.
Auxiliary Timer External Clock/Gate input in Timer mode.
Quadrature Encoder Phase A input in QEI mode.
Auxiliary Timer External Clock/Gate input in Timer mode.
QEB
I
ST
UPDN
O
CMOS Position Up/Down Counter Direction State.
INT0
INT1
INT2
INT3
INT4
I
I
I
I
I
ST
ST
ST
ST
ST
External interrupt 0.
External interrupt 1.
External interrupt 2.
External interrupt 3.
External interrupt 4.
LVDIN
I
Analog Low Voltage Detect Reference Voltage input pin.
Legend: CMOS = CMOS compatible input or output
ST Schmitt Trigger input with CMOS levels
Input
Analog = Analog input
Output
Power
=
O
=
I
=
P
=
2004 Microchip Technology Inc.
Preliminary
DS70119D-page 7
dsPIC30F6010
TABLE 1-1:
dsPIC30F6010 I/O PIN DESCRIPTIONS (CONTINUED)
Pin
Buffer
Type
Pin Name
Description
Type
FLTA
I
ST
ST
—
—
—
—
—
—
—
—
PWM Fault A input.
PWM Fault B input.
PWM 1 Low output.
PWM 1 High output.
PWM 2 Low output.
PWM 2 High output.
PWM 3 Low output.
PWM 3 High output.
PWM 4 Low output.
PWM 4 High output.
FLTB
I
PWM1L
PWM1H
PWM2L
PWM2H
PWM3L
PWM3H
PWM4L
PWM4H
O
O
O
O
O
O
O
O
MCLR
I/P
ST
Master Clear (Reset) input or programming voltage input. This pin is an active
low Reset to the device.
OCFA
I
I
ST
ST
—
Compare Fault A input (for Compare channels 1, 2, 3 and 4).
Compare Fault B input (for Compare channels 5, 6, 7 and 8).
Compare outputs 1 through 8.
OCFB
OC1-OC8
O
OSC1
OSC2
I
ST/CMOS Oscillator crystal input. ST buffer when configured in RC mode; CMOS
I/O
—
otherwise.
Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator
mode. Optionally functions as CLKO in RC and EC modes.
PGD
PGC
I/O
I
ST
ST
In-Circuit Serial Programming data input/output pin.
In-Circuit Serial Programming clock input pin.
RA9-RA10
I/O
I/O
ST
ST
PORTA is a bi-directional I/O port.
RA14-RA15
RB0-RB15
I/O
ST
PORTB is a bi-directional I/O port.
PORTC is a bi-directional I/O port.
RC1
I/O
I/O
I/O
ST
ST
ST
RC3
RC13-RC15
RD0-RD15
RE0-RE9
RF0-RF8
I/O
I/O
I/O
ST
ST
ST
PORTD is a bi-directional I/O port.
PORTE is a bi-directional I/O port.
PORTF is a bi-directional I/O port.
PORTG is a bi-directional I/O port.
RG0-RG3
RG6-RG9
I/O
I/O
ST
ST
SCK1
SDI1
SDO1
SS1
I/O
ST
ST
—
Synchronous serial clock input/output for SPI™ #1.
SPI #1 Data In.
I
O
I
SPI #1 Data Out.
ST
ST
ST
—
SPI #1 Slave Synchronization.
Synchronous serial clock input/output for SPI #2.
SPI #2 Data In.
SCK2
SDI2
SDO2
SS2
I/O
I
O
I
SPI #2 Data Out.
ST
SPI #2 Slave Synchronization.
2
Synchronous serial clock input/output for I C.
SCL
SDA
I/O
I/O
ST
ST
2
Synchronous serial data input/output for I C.
SOSCO
SOSCI
O
I
—
32 kHz low power oscillator crystal output.
ST/CMOS 32 kHz low power oscillator crystal input. ST buffer when configured in RC
mode; CMOS otherwise.
Legend: CMOS = CMOS compatible input or output
Analog = Analog input
Output
Power
ST
I
=
Schmitt Trigger input with CMOS levels
Input
O
=
=
P
=
DS70119D-page 8
Preliminary
2004 Microchip Technology Inc.
dsPIC30F6010
TABLE 1-1:
dsPIC30F6010 I/O PIN DESCRIPTIONS (CONTINUED)
Pin
Buffer
Type
Pin Name
Description
Type
T1CK
T2CK
T3CK
T4CK
T5CK
I
I
I
I
I
ST
ST
ST
ST
ST
Timer1 external clock input.
Timer2 external clock input.
Timer3 external clock input.
Timer4 external clock input.
Timer5 external clock input.
U1RX
U1TX
I
O
I
ST
—
UART1 Receive.
UART1 Transmit.
U1ARX
U1ATX
U2RX
U2TX
ST
—
UART1 Alternate Receive.
UART1 Alternate Transmit.
UART2 Receive.
O
I
ST
—
O
UART2 Transmit.
VDD
P
P
I
—
—
Positive supply for logic and I/O pins.
Ground reference for logic and I/O pins.
VSS
VREF+
VREF-
Analog Analog Voltage Reference (High) input.
Analog Analog Voltage Reference (Low) input.
I
Legend: CMOS = CMOS compatible input or output
ST Schmitt Trigger input with CMOS levels
Input
Analog = Analog input
Output
Power
=
O
=
I
=
P
=
2004 Microchip Technology Inc.
Preliminary
DS70119D-page 9
dsPIC30F6010
NOTES:
DS70119D-page 10
Preliminary
2004 Microchip Technology Inc.
dsPIC30F6010
• Linear indirect access of 32K word pages within
program space is also possible using any working
register, via table read and write instructions.
Table read and write instructions can be used to
access all 24 bits of an instruction word.
2.0
CPU ARCHITECTURE
OVERVIEW
Note: This data sheet summarizes features of this group
of dsPIC30F devices and is not intended to be a complete
reference source. For more information on the CPU,
peripherals, register descriptions and general device
functionality, refer to the dsPIC30F Family Reference
Manual (DS70046). For more information on the device
instruction set and programming, refer to the dsPIC30F
Programmer’s Reference Manual (DS70030).
Overhead-free circular buffers (modulo addressing) are
supported in both X and Y address spaces. This is pri-
marily intended to remove the loop overhead for DSP
algorithms.
The X AGU also supports bit-reversed addressing on
destination effective addresses, to greatly simplify input
or output data reordering for radix-2 FFT algorithms.
Refer to Section 4.0 for details on modulo and
bit-reversed addressing.
This document provides
a
summary of the
dsPIC30F6010 CPU and peripheral function. For a
complete description of this functionality, please refer
to the dsPIC30F Family Reference Manual (DS70046).
The core supports Inherent (no operand), Relative, Lit-
eral, Memory Direct, Register Direct, Register Indirect,
Register Offset and Literal Offset Addressing modes.
Instructions are associated with predefined Addressing
modes, depending upon their functional requirements.
2.1
Core Overview
The core has a 24-bit instruction word. The Program
Counter (PC) is 23 bits wide with the Least Significant
(LS) bit always clear (see Section 3.1), and the Most
Significant (MS) bit is ignored during normal program
execution, except for certain specialized instructions.
Thus, the PC can address up to 4M instruction words
of user program space. An instruction pre-fetch mech-
anism is used to help maintain throughput. Program
loop constructs, free from loop count management
overhead, are supported using the DO and REPEAT
instructions, both of which are interruptible at any point.
For most instructions, the core is capable of executing
a data (or program data) memory read, a working reg-
ister (data) read, a data memory write and a program
(instruction) memory read per instruction cycle. As a
result, 3-operand instructions are supported, allowing
C = A+B operations to be executed in a single cycle.
A DSP engine has been included to significantly
enhance the core arithmetic capability and throughput.
It features a high speed 17-bit by 17-bit multiplier, a
40-bit ALU, two 40-bit saturating accumulators and a
40-bit bi-directional barrel shifter. Data in the accumu-
lator or any working register can be shifted up to 16 bits
right or 16 bits left in a single cycle. The DSP instruc-
tions operate seamlessly with all other instructions and
have been designed for optimal real-time performance.
The MAC class of instructions can concurrently fetch
two data operands from memory, while multiplying two
W registers. To enable this concurrent fetching of data
operands, the data space has been split for these
instructions and linear for all others. This has been
achieved in a transparent and flexible manner, by ded-
icating certain working registers to each address space
for the MAC class of instructions.
The working register array consists of 16x16-bit regis-
ters, each of which can act as data, address or offset
registers. One working register (W15) operates as a
software stack pointer for interrupts and calls.
The data space is 64 Kbytes (32K words) and is split
into two blocks, referred to as X and Y data memory.
Each block has its own independent Address Genera-
tion Unit (AGU). Most instructions operate solely
through the X memory AGU, which provides the
appearance of a single unified data space. The
Multiply-Accumulate (MAC) class of dual source DSP
instructions operate through both the X and Y AGUs,
splitting the data address space into two parts (see
Section 3.2). The X and Y data space boundary is
device specific and cannot be altered by the user. Each
data word consists of 2 bytes, and most instructions
can address data either as words or bytes.
The core does not support a multi-stage instruction
pipeline. However, a single stage instruction pre-fetch
mechanism is used, which accesses and partially
decodes instructions a cycle ahead of execution, in
order to maximize available execution time. Most
instructions execute in a single cycle, with certain
exceptions.
There are two methods of accessing data stored in
program memory:
• The upper 32 Kbytes of data space memory can
be mapped into the lower half (user space) of pro-
gram space at any 16K program word boundary,
defined by the 8-bit Program Space Visibility Page
(PSVPAG) register. This lets any instruction
access program space as if it were data space,
with a limitation that the access requires an addi-
tional cycle. Moreover, only the lower 16 bits of
each instruction word can be accessed using this
method.
The core features a vectored exception processing
structure for traps and interrupts, with 62 independent
vectors. The exceptions consist of up to 8 traps (of
which 4 are reserved) and 54 interrupts. Each interrupt
is prioritized based on a user assigned priority between
1 and 7 (1 being the lowest priority and 7 being the
highest) in conjunction with a predetermined ‘natural
order’. Traps have fixed priorities, ranging from 8 to 15.
2004 Microchip Technology Inc.
Preliminary
DS70119D-page 11
dsPIC30F6010
2.2.1
SOFTWARE STACK POINTER/
FRAME POINTER
2.2
Programmer’s Model
The programmer’s model is shown in Figure 2-1 and
consists of 16x16-bit working registers (W0 through
W15), 2x40-bit accumulators (AccA and AccB),
STATUS register (SR), Data Table Page register
(TBLPAG), Program Space Visibility Page register
(PSVPAG), DO and REPEAT registers (DOSTART,
DOEND, DCOUNT and RCOUNT), and Program
Counter (PC). The working registers can act as data,
address or offset registers. All registers are memory
mapped. W0 acts as the W register for file register
addressing.
The dsPIC® devices contain a software stack. W15 is
the dedicated software stack pointer (SP), and will be
automatically modified by exception processing and
subroutine calls and returns. However, W15 can be ref-
erenced by any instruction in the same manner as all
other W registers. This simplifies the reading, writing
and manipulation of the stack pointer (e.g., creating
stack frames).
Note:
In order to protect against misaligned
stack accesses, W15<0> is always clear.
Some of these registers have a shadow register asso-
ciated with each of them, as shown in Figure 2-1. The
shadow register is used as a temporary holding register
and can transfer its contents to or from its host register
upon the occurrence of an event. None of the shadow
registers are accessible directly. The following rules
apply for transfer of registers into and out of shadows.
W15 is initialized to 0x0800 during a Reset. The user
may reprogram the SP during initialization to any
location within data space.
W14 has been dedicated as a stack frame pointer as
defined by the LNK and ULNK instructions. However,
W14 can be referenced by any instruction in the same
manner as all other W registers.
• PUSH.Sand POP.S
W0, W1, W2, W3, SR (DC, N, OV, Z and C bits
2.2.2
STATUS REGISTER
only) are transferred.
The dsPIC core has a 16-bit Status Register (SR), the
LS Byte of which is referred to as the SR Low Byte
(SRL) and the MS Byte as the SR High Byte (SRH).
See Figure 2-1 for SR layout.
• DOinstruction
DOSTART, DOEND, DCOUNT shadows are
pushed on loop start, and popped on loop end.
When a byte operation is performed on a working reg-
ister, only the Least Significant Byte of the target regis-
ter is affected. However, a benefit of memory mapped
working registers is that both the Least and Most
Significant Bytes can be manipulated through byte
wide data memory space accesses.
SRL contains all the MCU ALU operation status flags
(including the Z bit), as well as the CPU Interrupt Prior-
ity Level status bits, IPL<2:0>, and the REPEAT active
status bit, RA. During exception processing, SRL is
concatenated with the MS Byte of the PC to form a
complete word value which is then stacked.
The upper byte of the SR register contains the DSP
Adder/Subtractor status bits, the DO Loop Active bit
(DA) and the Digit Carry (DC) status bit.
2.2.3
PROGRAM COUNTER
The Program Counter is 23 bits wide. Bit 0 is always
clear. Therefore, the PC can address up to 4M
instruction words.
DS70119D-page 12
Preliminary
2004 Microchip Technology Inc.
dsPIC30F6010
FIGURE 2-1:
dsPIC30F6010 PROGRAMMER’S MODEL
D15
D0
W0/WREG
W1
PUSH.S Shadow
DO Shadow
W2
W3
Legend
W4
DSP Operand
Registers
W5
W6
W7
Working Registers
W8
W9
DSP Address
Registers
W10
W11
W12/DSP Offset
W13/DSP Write Back
W14/Frame Pointer
W15/Stack Pointer
SPLIM
Stack Pointer Limit Register
AD15
AD39
AD31
AD0
DSP
AccA
Accumulators
AccB
PC22
PC0
0
Program Counter
0
7
TBLPAG
Data Table Page Address
7
0
PSVPAG
Program Space Visibility Page Address
15
0
0
RCOUNT
REPEAT Loop Counter
15
DCOUNT
DO Loop Counter
22
0
DOSTART
DO Loop Start Address
22
DO Loop End Address
DOEND
15
0
Core Configuration Register
CORCON
OA OB
SA SB OAB SAB DA DC
RA
N
Z
C
IPL2 IPL1 IPL0
OV
Status Register
SRH
SRL
2004 Microchip Technology Inc.
Preliminary
DS70119D-page 13
dsPIC30F6010
The divide instructions must be executed within a
REPEAT loop. Any other form of execution (e.g. a series
of discrete divide instructions) will not function correctly
because the instruction flow depends on RCOUNT. The
divide instruction does not automatically set up the
RCOUNT value, and it must, therefore, be explicitly and
correctly specified in the REPEATinstruction, as shown
in Table 2-1 (REPEATwill execute the target instruction
{operand value+1} times). The REPEAT loop count must
be set up for 18 iterations of the DIV/DIVFinstruction.
Thus, a complete divide operation requires 19 cycles.
2.3
Divide Support
The dsPIC devices feature a 16/16-bit signed fractional
divide operation, as well as 32/16-bit and 16/16-bit
signed and unsigned integer divide operations, in the
form of single instruction iterative divides. The following
instructions and data sizes are supported:
1. DIVF– 16/16 signed fractional divide
2. DIV.sd– 32/16 signed divide
3. DIV.ud– 32/16 unsigned divide
4. DIV.sw– 16/16 signed divide
5. DIV.uw– 16/16 unsigned divide
Note:
The Divide flow is interruptible. However,
the user needs to save the context as
appropriate.
TABLE 2-1:
DIVIDE INSTRUCTIONS
Instruction
Function
DIVF
Signed fractional divide: Wm/Wn → W0; Rem → W1
Signed divide: (Wm+1:Wm)/Wn → W0; Rem → W1
Signed divide: Wm/Wn → W0; Rem → W1
DIV.sd
DIV.sw (or DIV.s)
DIV.ud
Unsigned divide: (Wm+1:Wm)/Wn → W0; Rem → W1
Unsigned divide: Wm/Wn → W0; Rem → W1
DIV.uw (or DIV.u)
A block diagram of the DSP engine is shown in
Figure 2-2.
2.4
DSP Engine
The DSP engine consists of a high speed 17-bit x
17-bit multiplier, a barrel shifter, and a 40-bit adder/
Subtractor (with two target accumulators, round and
saturation logic).
TABLE 2-2:
DSP INSTRUCTION
SUMMARY
Instruction
Algebraic Operation
The dsPIC30F devices have a single instruction flow
which can execute either DSP or MCU instructions.
Many of the hardware resources are shared between
the DSP and MCU instructions. For example, the
instruction set has both DSP and MCU Multiply
instructions which use the same hardware multiplier.
CLR
ED
A = 0
2
A = (x – y)
2
EDAC
MAC
A = A + (x – y)
A = A + (x * y)
MOVSAC
MPY
No change in A
A = x * y
The DSP engine also has the capability to perform inher-
ent accumulator-to-accumulator operations, which
require no additional data. These instructions are ADD,
SUBand NEG.
MPY.N
MSC
A = – x * y
A = A – x * y
The DSP engine has various options selected through
various bits in the CPU Core Configuration Register
(CORCON), as listed below:
1. Fractional or integer DSP multiply (IF).
2. Signed or unsigned DSP multiply (US).
3. Conventional or convergent rounding (RND).
4. Automatic saturation on/off for AccA (SATA).
5. Automatic saturation on/off for AccB (SATB).
6. Automatic saturation on/off for writes to data
memory (SATDW).
7. Accumulator Saturation mode selection
(ACCSAT).
Note:
For CORCON layout, see Table 4-2.
DS70119D-page 14
Preliminary
2004 Microchip Technology Inc.
dsPIC30F6010
FIGURE 2-2:
DSP ENGINE BLOCK DIAGRAM
S
a
40
16
40-bit Accumulator A
40-bit Accumulator B
40
Round
t
u
r
Logic
a
t
Carry/Borrow Out
Saturate
e
Adder
Carry/Borrow In
Negate
40
40
40
Barrel
Shifter
16
40
Sign-Extend
32
16
Zero Backfill
32
33
17-bit
Multiplier/Scaler
16
16
To/From W Array
2004 Microchip Technology Inc.
Preliminary
DS70119D-page 15
dsPIC30F6010
2.4.1
MULTIPLIER
2.4.2.1
Adder/Subtractor, Overflow and
Saturation
The 17x17-bit multiplier is capable of signed or
unsigned operation and can multiplex its output using a
scaler to support either 1.31 fractional (Q31) or 32-bit
integer results. Unsigned operands are zero-extended
into the 17th bit of the multiplier input value. Signed
operands are sign-extended into the 17th bit of the mul-
tiplier input value. The output of the 17x17-bit multiplier/
scaler is a 33-bit value, which is sign-extended to 40
bits. Integer data is inherently represented as a signed
two’s complement value, where the MSB is defined as
a sign bit. Generally speaking, the range of an N-bit
The adder/subtractor is a 40-bit adder with an optional
zero input into one side and either true or complement
data into the other input. In the case of addition, the
carry/borrow input is active high and the other input is
true data (not complemented), whereas in the case of
subtraction, the carry/borrow input is active low and the
other input is complemented. The adder/subtractor
generates overflow status bits SA/SB and OA/OB,
which are latched and reflected in the status register.
• Overflow from bit 39: this is a catastrophic
overflow in which the sign of the accumulator is
destroyed.
N-1
N-1
two’s complement integer is -2
to 2
– 1. For a
16-bit integer, the data range is -32768 (0x8000) to
32767 (0x7FFF), including 0. For a 32-bit integer, the
data range is -2,147,483,648 (0x8000 0000) to
2,147,483,645 (0x7FFF FFFF).
• Overflow into guard bits 32 through 39: this is a
recoverable overflow. This bit is set whenever all
the guard bits are not identical to each other.
When the multiplier is configured for fractional multipli-
cation, the data is represented as a two’s complement
fraction, where the MSB is defined as a sign bit and the
radix point is implied to lie just after the sign bit
(QX format). The range of an N-bit two’s complement
The adder has an additional saturation block which
controls accumulator data saturation, if selected. It
uses the result of the adder, the overflow status bits
described above, and the SATA/B (CORCON<7:6>)
and ACCSAT (CORCON<4>) mode control bits to
determine when and to what value to saturate.
1-N
fraction with this implied radix point is -1.0 to (1-2 ).
For a 16-bit fraction, the Q15 data range is -1.0
(0x8000) to 0.999969482 (0x7FFF), including 0 and
Six status register bits have been provided to support
saturation and overflow; they are:
-5
has a precision of 3.01518x10 . In Fractional mode, a
16x16 multiply operation generates a 1.31 product,
1. OA:
-10
which has a precision of 4.65661x10
.
AccA overflowed into guard bits
The same multiplier is used to support the MCU multi-
ply instructions, which include integer 16-bit signed,
unsigned and mixed sign multiplies.
2. OB:
AccB overflowed into guard bits
3. SA:
The MUL instruction may be directed to use byte or
word sized operands. Byte operands will direct a 16-bit
result, and word operands will direct a 32-bit result to
the specified register(s) in the W array.
AccA saturated (bit 31 overflow and saturation)
or
AccA overflowed into guard bits and saturated
(bit 39 overflow and saturation)
4. SB:
2.4.2
DATA ACCUMULATORS AND
ADDER/SUBTRACTOR
AccB saturated (bit 31 overflow and saturation)
or
AccB overflowed into guard bits and saturated
(bit 39 overflow and saturation)
The data accumulator consists of a 40-bit adder/
subtractor with automatic sign extension logic. It can
select one of two accumulators (A or B) as its pre-
accumulation source and post-accumulation destina-
tion. For the ADDand LACinstructions, the data to be
accumulated or loaded can be optionally scaled via the
barrel shifter, prior to accumulation.
5. OAB:
Logical OR of OA and OB
6. SAB:
Logical OR of SA and SB
The OA and OB bits are modified each time data
passes through the adder/Subtractor. When set, they
indicate that the most recent operation has overflowed
into the accumulator guard bits (bits 32 through 39).
The OA and OB bits can also optionally generate an
arithmetic warning trap when set and the correspond-
ing overflow trap flag enable bit (OVATEN, OVBTEN) in
the INTCON1 register (refer to Section 5.0) is set. This
allows the user to take immediate action, for example,
to correct system gain.
DS70119D-page 16
Preliminary
2004 Microchip Technology Inc.
dsPIC30F6010
The SA and SB bits are modified each time data passes
through the adder/subtractor, but can only be cleared by
the user. When set, they indicate that the accumulator
has overflowed its maximum range (bit 31 for 32-bit sat-
uration, or bit 39 for 40-bit saturation) and will be satu-
rated (if saturation is enabled). When saturation is not
enabled, SA and SB default to bit 39 overflow and thus
indicate that a catastrophic overflow has occurred. If the
COVTE bit in the INTCON1 register is set, SA and SB
bits will generate an arithmetic warning trap when satu-
ration is disabled.
2.4.2.2
Accumulator ‘Write Back’
The MAC class of instructions (with the exception of
MPY, MPY.N, ED and EDAC) can optionally write a
rounded version of the high word (bits 31 through 16)
of the accumulator that is not targeted by the instruction
into data space memory. The write is performed across
the X bus into combined X and Y address space. The
following addressing modes are supported:
1. W13, Register Direct:
The rounded contents of the non-target accumula-
tor are written into W13 as a 1.15 fraction.
The overflow and saturation status bits can optionally
be viewed in the Status Register (SR) as the logical OR
of OA and OB (in bit OAB) and the logical OR of SA and
SB (in bit SAB). This allows programmers to check one
bit in the Status Register to determine if either accumu-
lator has overflowed, or one bit to determine if either
accumulator has saturated. This would be useful for
complex number arithmetic which typically uses both
the accumulators.
2. [W13]+=2, Register Indirect with Post-Increment:
The rounded contents of the non-target accumu-
lator are written into the address pointed to by
W13 as
a
1.15 fraction. W13 is then
incremented by 2 (for a word write).
2.4.2.3
Round Logic
The round logic is a combinational block, which per-
forms a conventional (biased) or convergent (unbiased)
round function during an accumulator write (store). The
Round mode is determined by the state of the RND bit
in the CORCON register. It generates a 16-bit, 1.15 data
value which is passed to the data space write saturation
logic. If rounding is not indicated by the instruction, a
truncated 1.15 data value is stored and the LS Word is
simply discarded.
The device supports three Saturation and Overflow
modes.
1. Bit 39 Overflow and Saturation:
When bit 39 overflow and saturation occurs, the
saturation logic loads the maximally positive 9.31
(0x7FFFFFFFFF) or maximally negative 9.31
value (0x8000000000) into the target accumula-
tor. The SA or SB bit is set and remains set until
cleared by the user. This is referred to as ‘super
saturation’ and provides protection against erro-
neous data or unexpected algorithm problems
(e.g., gain calculations).
Conventional rounding takes bit 15 of the accumulator,
zero-extends it and adds it to the ACCxH word (bits 16
through 31 of the accumulator). If the ACCxL word (bits
0 through 15 of the accumulator) is between 0x8000
and 0xFFFF (0x8000 included), ACCxH is incre-
mented. If ACCxL is between 0x0000 and 0x7FFF,
ACCxH is left unchanged. A consequence of this algo-
rithm is that over a succession of random rounding
operations, the value will tend to be biased slightly
positive.
2. Bit 31 Overflow and Saturation:
When bit 31 overflow and saturation occurs, the
saturation logic then loads the maximally posi-
tive 1.31 value (0x007FFFFFFF) or maximally
negative 1.31 value (0x0080000000) into the
target accumulator. The SA or SB bit is set and
remains set until cleared by the user. When this
Saturation mode is in effect, the guard bits are not
used (so the OA, OB or OAB bits are never set).
Convergent (or unbiased) rounding operates in the
same manner as conventional rounding, except when
ACCxL equals 0x8000. If this is the case, the LS bit (bit
16 of the accumulator) of ACCxH is examined. If it is ‘1’,
ACCxH is incremented. If it is ‘0’, ACCxH is not modi-
fied. Assuming that bit 16 is effectively random in
nature, this scheme will remove any rounding bias that
may accumulate.
3. Bit 39 Catastrophic Overflow
The bit 39 overflow status bit from the adder is
used to set the SA or SB bit, which remain set
until cleared by the user. No saturation operation
is performed and the accumulator is allowed to
overflow (destroying its sign). If the COVTE bit in
the INTCON1 register is set, a catastrophic
overflow can initiate a trap exception.
The SAC and SAC.R instructions store either a trun-
cated (SAC) or rounded (SAC.R) version of the contents
of the target accumulator to data memory, via the X bus
(subject to data saturation, see Section 2.4.2.4). Note
that for the MACclass of instructions, the accumulator
write back operation will function in the same manner,
addressing combined MCU (X and Y) data space
though the X bus. For this class of instructions, the data
is always subject to rounding.
2004 Microchip Technology Inc.
Preliminary
DS70119D-page 17
dsPIC30F6010
2.4.2.4
Data Space Write Saturation
2.4.3
BARREL SHIFTER
In addition to adder/subtractor saturation, writes to data
space may also be saturated, but without affecting the
contents of the source accumulator. The data space
write saturation logic block accepts a 16-bit, 1.15 frac-
tional value from the round logic block as its input,
together with overflow status from the original source
(accumulator) and the 16-bit round adder. These are
combined and used to select the appropriate 1.15 frac-
tional value as output to write to data space memory.
The barrel shifter is capable of performing up to 16-bit
arithmetic or logic right shifts, or up to 16-bit left shifts
in a single cycle. The source can be either of the two
DSP accumulators or the X bus (to support multi-bit
shifts of register or memory data).
The shifter requires a signed binary value to determine
both the magnitude (number of bits) and direction of the
shift operation. A positive value will shift the operand
right. A negative value will shift the operand left. A
value of 0will not modify the operand.
If the SATDW bit in the CORCON register is set, data
(after rounding or truncation) is tested for overflow and
adjusted accordingly. For input data greater than
0x007FFF, data written to memory is forced to the max-
imum positive 1.15 value, 0x7FFF. For input data less
than 0xFF8000, data written to memory is forced to the
maximum negative 1.15 value, 0x8000. The MS bit of
the source (bit 39) is used to determine the sign of the
operand being tested.
The barrel shifter is 40 bits wide, thereby obtaining a
40-bit result for DSP shift operations and a 16-bit result
for MCU shift operations. Data from the X bus is pre-
sented to the barrel shifter between bit positions 16 to
31 for right shifts, and bit positions 0 to 15 for left shifts.
If the SATDW bit in the CORCON register is not set, the
input data is always passed through unmodified under
all conditions.
DS70119D-page 18
Preliminary
2004 Microchip Technology Inc.
dsPIC30F6010
FIGURE 3-1:
PROGRAM SPACE
MEMORY MAP FOR
dsPIC30F6010
3.0
MEMORY ORGANIZATION
Note: This data sheet summarizes features of this group
of dsPIC30F devices and is not intended to be a complete
reference source. For more information on the CPU,
peripherals, register descriptions and general device
functionality, refer to the dsPIC30F Family Reference
Manual (DS70046). For more information on the device
instruction set and programming, refer to the dsPIC30F
Programmer’s Reference Manual (DS70030).
Reset - GOTOInstruction
Reset - Target Address
000000
000002
000004
Vector Tables
Interrupt Vector Table
3.1
Program Address Space
The program address space is 4M instruction words. It
is addressable by the 23-bit PC, table instruction
Effective Address (EA), or data space EA, when
program space is mapped into data space, as defined
by Table 3-1. Note that the program space address is
incremented by two between successive program
words, in order to provide compatibility with data space
addressing.
00007E
000080
000084
0000FE
000100
Reserved
Alternate Vector Table
User Flash
Program Memory
(48K instructions)
User program space access is restricted to the lower
4M instruction word address range (0x000000 to
0x7FFFFE), for all accesses other than TBLRD/TBLWT,
which use TBLPAG<7> to determine user or configura-
tion space access. In Table 3-1, Read/Write instruc-
tions, bit 23 allows access to the Device ID, the User ID
and the configuration bits. Otherwise, bit 23 is always
clear.
017FFE
018000
Reserved
(Read 0’s)
7FEFFE
7FF000
Data EEPROM
(4 Kbytes)
7FFFFE
800000
Reserved
8005BE
8005C0
UNITID (32 instr.)
8005FE
800600
Reserved
F7FFFE
Device Configuration
Registers
F80000
F8000E
F80010
Reserved
FEFFFE
FF0000
FFFFFE
DEVID (2)
2004 Microchip Technology Inc.
Preliminary
DS70119D-page 19
dsPIC30F6010
TABLE 3-1:
PROGRAM SPACE ADDRESS CONSTRUCTION
Program Space Address
<22:16> <15> <14:1>
PC<22:1>
Access
Space
Access Type
<23>
<0>
Instruction Access
User
0
0
TBLRD/TBLWT
User
TBLPAG<7:0>
Data EA <15:0>
(TBLPAG<7> = 0)
TBLRD/TBLWT
Configuration
TBLPAG<7:0>
Data EA <15:0>
(TBLPAG<7> = 1)
Program Space Visibility User
0
PSVPAG<7:0>
Data EA <14:0>
FIGURE 3-2:
DATA ACCESS FROM PROGRAM SPACE ADDRESS GENERATION
23 bits
Using
Program
Counter
Program Counter
0
0
Select
1
EA
Using
0
PSVPAG Reg
Program
Space
Visibility
8 bits
15 bits
EA
Using
1/0
TBLPAG Reg
8 bits
Table
Instruction
16 bits
User/
Byte
24-bit EA
Configuration
Space
Select
Select
Note: Program Space Visibility cannot be used to access bits <23:16> of a word in program memory.
DS70119D-page 20
Preliminary
2004 Microchip Technology Inc.
dsPIC30F6010
A set of Table Instructions are provided to move byte or
word sized data to and from program space.
3.1.1
DATA ACCESS FROM PROGRAM
MEMORY USING TABLE
INSTRUCTIONS
1. TBLRDL:Table Read Low
Word: Read the LS Word of the program
address;
This architecture fetches 24-bit wide program memory.
Consequently, instructions are always aligned. How-
ever, as the architecture is modified Harvard, data can
also be present in program space.
P<15:0> maps to D<15:0>.
Byte: Read one of the LS Bytes of the program
address;
There are two methods by which program space can
be accessed; via special table instructions, or through
the remapping of a 16K word program space page into
the upper half of data space (see Section 3.1.2). The
TBLRDLand TBLWTLinstructions offer a direct method
of reading or writing the LS Word of any address within
program space, without going through data space. The
TBLRDHand TBLWTHinstructions are the only method
whereby the upper 8 bits of a program space word can
be accessed as data.
P<7:0> maps to the destination byte when byte
select = 0;
P<15:8> maps to the destination byte when byte
select = 1.
2. TBLWTL:Table Write Low (refer to Section 6.0
for details on Flash Programming).
3. TBLRDH:Table Read High
Word: Read the MS Word of the program
address;
P<23:16> maps to D<7:0>; D<15:8> always
The PC is incremented by two for each successive
24-bit program word. This allows program memory
addresses to directly map to data space addresses.
Program memory can thus be regarded as two 16-bit
word wide address spaces, residing side by side, each
with the same address range. TBLRDL and TBLWTL
access the space which contains the LS Data Word,
and TBLRDH and TBLWTH access the space which
contains the MS Data Byte.
be = 0.
Byte: Read one of the MS Bytes of the program
address;
P<23:16> maps to the destination byte when
byte select = 0;
The destination byte will always be = 0 when
byte select = 1.
4. TBLWTH:Table Write High (refer to Section 6.0
for details on Flash Programming).
Figure 3-2 shows how the EA is created for table oper-
ations and data space accesses (PSV = 1). Here,
P<23:0> refers to a program space word, whereas
D<15:0> refers to a data space word.
FIGURE 3-3:
PROGRAM DATA TABLE ACCESS (LS WORD)
PC Address
23
8
0
16
0x000000
0x000002
0x000004
0x000006
00000000
00000000
00000000
00000000
TBLRDL.B (Wn<0> = 0)
TBLRDL.W
Program Memory
‘Phantom’ Byte
(Read as ‘0’).
TBLRDL.B (Wn<0> = 1)
2004 Microchip Technology Inc.
Preliminary
DS70119D-page 21
dsPIC30F6010
FIGURE 3-4:
PROGRAM DATA TABLE ACCESS (MS BYTE)
TBLRDH.W
PC Address
23
8
0
16
0x000000
0x000002
0x000004
0x000006
00000000
00000000
00000000
00000000
TBLRDH.B (Wn<0> = 0)
Program Memory
‘Phantom’ Byte
(Read as ‘0’)
TBLRDH.B (Wn<0> = 1)
Note that by incrementing the PC by 2 for each pro-
gram memory word, the LS 15 bits of data space
addresses directly map to the LS 15 bits in the corre-
sponding program space addresses. The remaining
bits are provided by the Program Space Visibility Page
register, PSVPAG<7:0>, as shown in Figure 3-5.
3.1.2
DATA ACCESS FROM PROGRAM
MEMORY USING PROGRAM SPACE
VISIBILITY
The upper 32 Kbytes of data space may optionally be
mapped into any 16K word program space page. This
provides transparent access of stored constant data
from X data space, without the need to use special
instructions (i.e., TBLRDL/H, TBLWTL/Hinstructions).
Note:
PSV access is temporarily disabled during
Table Reads/Writes.
Program space access through the data space occurs
if the MS bit of the data space EA is set and program
space visibility is enabled, by setting the PSV bit in the
Core Control register (CORCON). The functions of
CORCON are discussed in Section 2.4, DSP Engine.
For instructions that use PSV which are executed
outside a REPEAT loop:
• The following instructions will require one instruc-
tion cycle in addition to the specified execution
time:
Data accesses to this area add an additional cycle to
the instruction being executed, since two program
memory fetches are required.
- MACclass of instructions with data operand
pre-fetch
- MOVinstructions
Note that the upper half of addressable data space is
always part of the X data space. Therefore, when a
DSP operation uses program space mapping to access
this memory region, Y data space should typically con-
tain state (variable) data for DSP operations, whereas
X data space should typically contain coefficient
(constant) data.
- MOV.Dinstructions
• All other instructions will require two instruction
cycles in addition to the specified execution time
of the instruction.
For instructions that use PSV which are executed
inside a REPEAT loop:
• The following instances will require two instruction
cycles in addition to the specified execution time
of the instruction:
Although each data space address, 0x8000 and higher,
maps directly into a corresponding program memory
address (see Figure 3-5), only the lower 16-bits of the
24-bit program word are used to contain the data. The
upper 8 bits should be programmed to force an illegal
instruction to maintain machine robustness. Refer
to the dsPIC30F Programmer’s Reference Manual
(DS70030) for details on instruction encoding.
- Execution in the first iteration
- Execution in the last iteration
- Execution prior to exiting the loop due to an
interrupt
- Execution upon re-entering the loop after an
interrupt is serviced
• Any other iteration of the REPEAT loop will allow
the instruction, accessing data using PSV, to
execute in a single cycle.
DS70119D-page 22
Preliminary
2004 Microchip Technology Inc.
dsPIC30F6010
FIGURE 3-5:
DATA SPACE WINDOW INTO PROGRAM SPACE OPERATION
Data Space
Program Space
0x000100
0x0000
(1)
PSVPAG
0x00
8
15
EA<15> =
0
Data
16
Space
0x8000
Address
Concatenation
15
EA<15> = 1
23
15
0
EA
0x001200
15
23
Upper half of Data
Space is mapped
into Program Space
0x017FFE
0xFFFF
BSET CORCON,#2
; PSV bit set
MOV
MOV
MOV
#0x00, W0
W0, PSVPAG
0x9200, W0
; Set PSVPAG register
; Access program memory location
; using a data space access
Data Read
Note: PSVPAG is an 8-bit register, containing bits <22:15> of the program space address
(i.e., it defines the page in program space to which the upper half of data space is being mapped).
When executing any instruction other than one of the
3.2
Data Address Space
MACclass of instructions, the X block consists of the 64
The core has two data spaces. The data spaces can be
considered either separate (for some DSP instruc-
tions), or as one unified linear address range (for MCU
instructions). The data spaces are accessed using two
Address Generation Units (AGUs) and separate data
paths.
Kbyte data address space (including all Y addresses).
When executing one of the MAC class of instructions,
the X block consists of the 64 Kbyte data address
space excluding the Y address block (for data reads
only). In other words, all other instructions regard the
entire data memory as one composite address space.
The MACclass instructions extract the Y address space
from data space and address it using EAs sourced from
W10 and W11. The remaining X data space is
addressed using W8 and W9. Both address spaces are
concurrently accessed only with the MAC class
instructions.
3.2.1
DATA SPACE MEMORY MAP
The data space memory is split into two blocks, X and
Y data space. A key element of this architecture is that
Y space is a subset of X space, and is fully contained
within X space. In order to provide an apparent linear
addressing space, X and Y spaces have contiguous
addresses.
A data space memory map is shown in Figure 3-6.
Figure 3-7 shows a graphical summary of how X and Y
data spaces are accessed for MCU and DSP
instructions.
2004 Microchip Technology Inc.
Preliminary
DS70119D-page 23
dsPIC30F6010
FIGURE 3-6:
dsPIC30F6010 DATA SPACE MEMORY MAP
LS Byte
Address
MS Byte
Address
16 bits
MSB
LSB
0x0000
0x0001
2 Kbyte
SFR Space
SFR Space
0x07FE
0x0800
0x07FF
0x0801
8 Kbyte
Near
X Data RAM (X)
Data
Space
8 Kbyte
0x17FF
0x1801
0x17FE
0x1800
SRAM Space
0x1FFF
0x1FFE
Y Data RAM (Y)
0x27FF
0x2801
0x27FE
0x2800
0x8001
0x8000
X Data
Unimplemented (X)
Optionally
Mapped
into Program
Memory
0xFFFF
0xFFFE
DS70119D-page 24
Preliminary
2004 Microchip Technology Inc.
dsPIC30F6010
DATA SPACE FOR MCU AND DSP (MACCLASS) INSTRUCTIONS EXAMPLE
SFR SPACE
FIGURE 3-7:
SFR SPACE
UNUSED
Y SPACE
UNUSED
(Y SPACE)
UNUSED
Non-MACClass Ops (Read/Write)
MACClass Ops (Write)
MACClass Ops Read Only
Indirect EA using any W
Indirect EA using W8, W9 Indirect EA using W10, W11
2004 Microchip Technology Inc.
Preliminary
DS70119D-page 25
dsPIC30F6010
3.2.2
DATA SPACES
3.2.3
DATA SPACE WIDTH
The X data space is used by all instructions and sup-
ports all addressing modes. There are separate read
and write data buses. The X read data bus is the return
data path for all instructions that view data space as
combined X and Y address space. It is also the X
address space data path for the dual operand read
instructions (MAC class). The X write data bus is the
only write path to data space for all instructions.
The core data width is 16-bits. All internal registers are
organized as 16-bit wide words. Data space memory is
organized in byte addressable, 16-bit wide blocks.
3.2.4
DATA ALIGNMENT
To help maintain backward compatibility with
PICmicro® devices and improve data space memory
usage efficiency, the dsPIC30F instruction set supports
both word and byte operations. Data is aligned in data
memory and registers as words, but all data space EAs
resolve to bytes. Data byte reads will read the complete
word, which contains the byte, using the LS bit of any
EA to determine which byte to select. The selected byte
is placed onto the LS Byte of the X data path (no byte
accesses are possible from the Y data path as the MAC
class of instruction can only fetch words). That is, data
memory and registers are organized as two parallel
byte wide entities with shared (word) address decode,
but separate write lines. Data byte writes only write to
the corresponding side of the array or register which
matches the byte address.
The X data space also supports Modulo Addressing for
all instructions, subject to Addressing mode restric-
tions. Bit-Reversed Addressing is only supported for
writes to X data space.
The Y data space is used in concert with the X data
space by the MAC class of instructions (CLR, ED,
EDAC, MAC, MOVSAC,MPY,MPY.Nand MSC) to pro-
vide two concurrent data read paths. No writes occur
across the Y bus. This class of instructions dedicates
two W register pointers, W10 and W11, to always
address Y data space, independent of X data space,
whereas W8 and W9 always address X data space.
Note that during accumulator write back, the data
address space is considered a combination of X and Y
data spaces, so the write occurs across the X bus.
Consequently, the write can be to any address in the
entire data space.
As a consequence of this byte accessibility, all effective
address calculations (including those generated by the
DSP operations, which are restricted to word sized
data) are internally scaled to step through word aligned
memory. For example, the core would recognize that
Post-Modified Register Indirect Addressing mode,
[Ws++], will result in a value of Ws+1 for byte
operations and Ws+2 for word operations.
The Y data space can only be used for the data pre-
fetch operation associated with the MAC class of
instructions. It also supports Modulo Addressing for
automated circular buffers. Of course, all other instruc-
tions can access the Y data address space through the
X data path, as part of the composite linear space.
All word accesses must be aligned to an even address.
Mis-aligned word data fetches are not supported, so
care must be taken when mixing byte and word opera-
tions, or translating from 8-bit MCU code. Should a mis-
aligned read or write be attempted, an Address Error
trap will be generated. If the error occurred on a read,
the instruction underway is completed, whereas if it
occurred on a write, the instruction will be executed but
the write will not occur. In either case, a trap will then
be executed, allowing the system and/or user to exam-
ine the machine state prior to execution of the address
fault.
The boundary between the X and Y data spaces is
defined as shown in Figure 3-6 and is not user pro-
grammable. Should an EA point to data outside its own
assigned address space, or to a location outside phys-
ical memory, an all-zero word/byte will be returned. For
example, although Y address space is visible by all
non-MAC instructions using any Addressing mode, an
attempt by a MAC instruction to fetch data from that
space, using W8 or W9 (X space pointers), will return
0x0000.
FIGURE 3-8:
DATA ALIGNMENT
TABLE 3-2:
EFFECT OF INVALID
MEMORY ACCESSES
MS Byte
LS Byte
15
8 7
0
Attempted Operation
Data Returned
0000
0002
0004
0001
Byte 1
Byte 3
Byte 5
Byte 0
Byte 2
Byte 4
EA = an unimplemented address
0x0000
0x0000
0003
0005
W8 or W9 used to access Y data
space in a MACinstruction
W10 or W11 used to access X
0x0000
data space in a MACinstruction
All effective addresses are 16 bits wide and point to
bytes within the data space. Therefore, the data space
address range is 64 Kbytes or 32K words.
DS70119D-page 26
Preliminary
2004 Microchip Technology Inc.
dsPIC30F6010
All byte loads into any W register are loaded into the
LS Byte. The MSB is not modified.
There is a Stack Pointer Limit register (SPLIM) associ-
ated with the stack pointer. SPLIM is uninitialized at
Reset. As is the case for the stack pointer, SPLIM<0>
is forced to ‘0’, because all stack operations must be
word aligned. Whenever an effective address (EA) is
generated using W15 as a source or destination
pointer, the address thus generated is compared with
the value in SPLIM. If the contents of the Stack Pointer
(W15) and the SPLIM register are equal and a push
operation is performed, a Stack Error Trap will not
occur. The Stack Error Trap will occur on a subsequent
push operation. Thus, for example, if it is desirable to
cause a Stack Error Trap when the stack grows beyond
address 0x2000 in RAM, initialize the SPLIM with the
value, 0x1FFE.
A sign-extend (SE) instruction is provided to allow
users to translate 8-bit signed data to 16-bit signed
values. Alternatively, for 16-bit unsigned data, users
can clear the MSB of any W register by executing a
zero-extend (ZE) instruction on the appropriate
address.
Although most instructions are capable of operating on
word or byte data sizes, it should be noted that some
instructions, including the DSP instructions, operate
only on words.
3.2.5
NEAR DATA SPACE
An 8 Kbyte ‘near’ data space is reserved in X address
memory space between 0x0000 and 0x1FFF, which is
directly addressable via a 13-bit absolute address field
within all memory direct instructions. The remaining X
address space and all of the Y address space is
addressable indirectly. Additionally, the whole of X data
space is addressable using MOV instructions, which
support memory direct addressing with a 16-bit
address field.
Similarly, a Stack Pointer Underflow (Stack Error) trap
is generated when the stack pointer address is found to
be less than 0x0800, thus preventing the stack from
interfering with the Special Function Register (SFR)
space.
A write to the SPLIM register should not be immediately
followed by an indirect read operation using W15.
FIGURE 3-9:
CALLSTACK FRAME
3.2.6
SOFTWARE STACK
0x0000
15
0
The dsPIC device contains a software stack. W15 is
used as the Stack Pointer.
The stack pointer always points to the first available
free word and grows from lower addresses towards
higher addresses. It pre-decrements for stack pops and
post-increments for stack pushes, as shown in
Figure 3-9. Note that for a PC push during any CALL
instruction, the MSB of the PC is zero-extended before
the push, ensuring that the MSB is always clear.
PC<15:0>
W15 (before CALL)
W15 (after CALL)
000000000PC<22:16>
<Free Word>
POP: [--W15]
Note:
A PC push during exception processing
will concatenate the SRL register to the
MSB of the PC prior to the push.
PUSH: [W15++]
2004 Microchip Technology Inc.
Preliminary
DS70119D-page 27
dsPIC30F6010
DS70119D-page 28
Preliminary
2004 Microchip Technology Inc.
dsPIC30F6010
2004 Microchip Technology Inc.
Preliminary
DS70119D-page 29
dsPIC30F6010
NOTES:
DS70119D-page 30
Preliminary
2004 Microchip Technology Inc.
dsPIC30F6010
4.1.1
FILE REGISTER INSTRUCTIONS
4.0
ADDRESS GENERATOR UNITS
Most file register instructions use a 13-bit address field
(f) to directly address data present in the first 8192
bytes of data memory (near data space). Most file
register instructions employ a working register W0,
which is denoted as WREG in these instructions. The
destination is typically either the same file register, or
WREG (with the exception of the MUL instruction),
which writes the result to a register or register pair. The
MOV instruction allows additional flexibility and can
access the entire data space during file register
operation.
Note: This data sheet summarizes features of this group
of dsPIC30F devices and is not intended to be a complete
reference source. For more information on the CPU,
peripherals, register descriptions and general device
functionality, refer to the dsPIC30F Family Reference
Manual (DS70046). For more information on the device
instruction set and programming, refer to the dsPIC30F
Programmer’s Reference Manual (DS70030).
The dsPIC core contains two independent address
generator units: the X AGU and Y AGU. The Y AGU
supports word sized data reads for the DSP MACclass
of instructions only. The dsPIC AGUs support three
types of data addressing:
4.1.2
MCU INSTRUCTIONS
• Linear Addressing
The three-operand MCU instructions are of the form:
• Modulo (Circular) Addressing
• Bit-Reversed Addressing
Operand 3 = Operand 1 <function> Operand 2
where Operand 1 is always a working register (i.e., the
addressing mode can only be register direct), which is
referred to as Wb. Operand 2 can be a W register,
fetched from data memory, or a 5-bit literal. The result
location can be either a W register or an address
location. The following addressing modes are
supported by MCU instructions:
Linear and Modulo Data Addressing modes can be
applied to data space or program space. Bit-Reversed
addressing is only applicable to data space addresses.
4.1
Instruction Addressing Modes
The addressing modes in Table 4-1 form the basis of
the addressing modes optimized to support the specific
features of individual instructions. The addressing
modes provided in the MAC class of instructions are
somewhat different from those in the other instruction
types.
• Register Direct
• Register Indirect
• Register Indirect Post-modified
• Register Indirect Pre-modified
• 5-bit or 10-bit Literal
Note:
Not all instructions support all the address-
ing modes given above. Individual
instructions may support different subsets
of these addressing modes.
TABLE 4-1:
FUNDAMENTAL ADDRESSING MODES SUPPORTED
Description
The address of the file register is specified explicitly.
Addressing Mode
File Register Direct
Register Direct
The contents of a register are accessed directly.
The contents of Wn forms the EA.
Register Indirect
Register Indirect Post-modified
The contents of Wn forms the EA. Wn is post-modified (incremented or
decremented) by a constant value.
Register Indirect Pre-modified
Wn is pre-modified (incremented or decremented) by a signed constant value
to form the EA.
Register Indirect with Register Offset The sum of Wn and Wb forms the EA.
Register Indirect with Literal Offset
The sum of Wn and a literal forms the EA.
2004 Microchip Technology Inc.
Preliminary
DS70119D-page 31
dsPIC30F6010
In summary, the following addressing modes are
4.1.3
MOVE AND ACCUMULATOR
INSTRUCTIONS
supported by the MACclass of instructions:
• Register Indirect
Move instructions and the DSP Accumulator class of
instructions provide a greater degree of addressing
flexibility than other instructions. In addition to the
addressing modes supported by most MCU instruc-
tions, Move and Accumulator instructions also support
Register Indirect with Register Offset Addressing
mode, also referred to as Register Indexed mode.
• Register Indirect Post-modified by 2
• Register Indirect Post-modified by 4
• Register Indirect Post-modified by 6
• Register Indirect with Register Offset (Indexed)
4.1.5
OTHER INSTRUCTIONS
Note:
For the MOV instructions, the addressing
mode specified in the instruction can differ
for the source and destination EA. How-
ever, the 4-bit Wb (Register Offset) field is
shared between both source and
destination (but typically only used by
one).
Besides the various addressing modes outlined above,
some instructions use literal constants of various sizes.
For example, BRA (branch) instructions use 16-bit
signed literals to specify the branch destination directly,
whereas the DISI instruction uses a 14-bit unsigned
literal field. In some instructions, such as ADDAcc, the
source of an operand or result is implied by the opcode
itself. Certain operations, such as NOP, do not have any
operands.
In summary, the following addressing modes are
supported by Move and Accumulator instructions:
• Register Direct
4.2
Modulo Addressing
• Register Indirect
• Register Indirect Post-modified
• Register Indirect Pre-modified
• Register Indirect with Register Offset (Indexed)
• Register Indirect with Literal Offset
• 8-bit Literal
Modulo addressing is a method of providing an auto-
mated means to support circular data buffers using
hardware. The objective is to remove the need for soft-
ware to perform data address boundary checks when
executing tightly looped code, as is typical in many
DSP algorithms.
• 16-bit Literal
Modulo addressing can operate in either data or pro-
gram space (since the data pointer mechanism is essen-
tially the same for both). One circular buffer can be
supported in each of the X (which also provides the
pointers into Program space) and Y data spaces. Mod-
ulo addressing can operate on any W register pointer.
However, it is not advisable to use W14 or W15 for Mod-
ulo addressing, since these two registers are used as
the Stack Frame Pointer and Stack Pointer, respectively.
Note:
Not all instructions support all the address-
ing modes given above. Individual
instructions may support different subsets
of these addressing modes.
4.1.4
MACINSTRUCTIONS
The dual source operand DSP instructions (CLR,ED,
EDAC, MAC, MPY, MPY.N, MOVSAC and MSC), also
referred to as MACinstructions, utilize a simplified set of
addressing modes to allow the user to effectively
manipulate the data pointers through register indirect
tables.
In general, any particular circular buffer can only be
configured to operate in one direction, as there are cer-
tain restrictions on the buffer start address (for incre-
menting buffers) or end address (for decrementing
buffers) based upon the direction of the buffer.
The two source operand pre-fetch registers must be a
member of the set {W8, W9, W10, W11}. For data
reads, W8 and W9 will always be directed to the X
RAGU and W10 and W11 will always be directed to the
Y AGU. The effective addresses generated (before and
after modification) must, therefore, be valid addresses
within X data space for W8 and W9 and Y data space
for W10 and W11.
The only exception to the usage restrictions is for buff-
ers which have a power-of-2 length. As these buffers
satisfy the start and end address criteria, they may
operate in a Bi-directional mode, (i.e., address bound-
ary checks will be performed on both the lower and
upper address boundaries).
Note:
Register Indirect with Register Offset
Addressing is only available for W9 (in X
space) and W11 (in Y space).
DS70119D-page 32
Preliminary
2004 Microchip Technology Inc.
dsPIC30F6010
4.2.1
START AND END ADDRESS
4.2.2
W ADDRESS REGISTER
SELECTION
The Modulo addressing scheme requires that a
starting and an end address be specified and loaded
into the 16-bit modulo buffer address registers:
XMODSRT, XMODEND, YMODSRT and YMODEND
(see Table 3-3)..
The Modulo and Bit-Reversed Addressing Control reg-
ister MODCON<15:0> contains enable flags as well as
a W register field to specify the W address registers.
The XWM and YWM fields select which registers will
operate with modulo addressing. If XWM = 15, X RAGU
and X WAGU modulo addressing are disabled. Simi-
larly, if YWM = 15, Y AGU modulo addressing is
disabled.
Note:
Y-space modulo addressing EA calcula-
tions assume word-sized data (LS bit of
every EA is always clear).
The length of a circular buffer is not directly specified. It
is determined by the difference between the corre-
sponding start and end addresses. The maximum pos-
sible length of the circular buffer is 32K words
(64 Kbytes).
The X Address Space Pointer W register (XWM) to
which modulo addressing is to be applied, is stored in
MODCON<3:0> (see Table 3-3). Modulo addressing is
enabled for X data space when XWM is set to any value
other than 15 and the XMODEN bit is set at
MODCON<15>.
The Y Address Space Pointer W register (YWM) to
which modulo addressing is to be applied, is stored in
MODCON<7:4>. Modulo addressing is enabled for Y
data space when YWM is set to any value other than 15
and the YMODEN bit is set at MODCON<14>.
FIGURE 4-1:
MODULO ADDRESSING OPERATION EXAMPLE
Byte
MOV
MOV
MOV
MOV
MOV
MOV
MOV
MOV
DO
#0x1100,W0
Address
W0, XMODSRT
#0x1163,W0
W0,MODEND
#0x8001,W0
W0,MODCON
#0x0000,W0
#0x1110,W1
AGAIN,#0x31
W0, [W1++]
;set modulo start address
;set modulo end address
0x1100
;enable W1, X AGU for modulo
;W0 holds buffer fill value
;point W1 to buffer
;fill the 50 buffer locations
;fill the next location
;increment the fill value
MOV
AGAIN: INC
W0,W0
0x1163
Start Addr = 0x1100
End Addr = 0x1163
Length = 0x0032words
2004 Microchip Technology Inc.
Preliminary
DS70119D-page 33
dsPIC30F6010
N
If the length of a bit-reversed buffer is M = 2 bytes,
4.2.3
MODULO ADDRESSING
APPLICABILITY
then the last ’N’ bits of the data buffer start address
must be zeros.
Modulo addressing can be applied to the effective
address (EA) calculation associated with any W regis-
ter. It is important to realize that the address bound-
aries check for addresses less than or greater than the
upper (for incrementing buffers) and lower (for decre-
menting buffers) boundary addresses (not just equal
to). Address changes may, therefore, jump beyond
boundaries and still be adjusted correctly.
XB<14:0> is the bit-reversed address modifier or ‘pivot
point’ which is typically a constant. In the case of an
FFT computation, its value is equal to half of the FFT
data buffer size.
Note:
All Bit-Reversed EA calculations assume
word sized data (LS bit of every EA is
always clear). The XB value is scaled
accordingly to generate compatible (byte)
addresses.
Note:
The modulo corrected effective address is
written back to the register only when Pre-
Modify or Post-Modify Addressing mode is
used to compute the Effective Address.
When an address offset (e.g., [W7+W2]) is
used, modulo address correction is per-
formed, but the contents of the register
remains unchanged.
When enabled, bit-reversed addressing will only be
executed for register indirect with pre-increment or
post-increment addressing and word sized data writes.
It will not function for any other addressing mode or for
byte-sized data, and normal addresses will be gener-
ated instead. When bit-reversed addressing is active,
the W address pointer will always be added to the
address modifier (XB) and the offset associated with
the Register Indirect Addressing mode will be ignored.
In addition, as word sized data is a requirement, the LS
bit of the EA is ignored (and always clear).
4.3
Bit-Reversed Addressing
Bit-Reversed addressing is intended to simplify data re-
ordering for radix-2 FFT algorithms. It is supported by
the X AGU for data writes only.
Note:
Modulo addressing and bit-reversed
addressing should not be enabled
together. In the event that the user
attempts to do this, bit reversed address-
ing will assume priority when active for the
X WAGU, and X WAGU modulo address-
ing will be disabled. However, modulo
addressing will continue to function in the
X RAGU.
The modifier, which may be a constant value or register
contents, is regarded as having its bit order reversed.
The address source and destination are kept in normal
order. Thus, the only operand requiring reversal is the
modifier.
4.3.1
BIT-REVERSED ADDRESSING
IMPLEMENTATION
Bit-Reversed addressing is enabled when:
If bit-reversed addressing has already been enabled by
setting the BREN (XBREV<15>) bit, then a write to the
XBREV register should not be immediately followed by
an indirect read operation using the W register that has
been designated as the bit-reversed pointer.
1. BWM (W register selection) in the MODCON
register is any value other than 15 (the stack can
not be accessed using bit-reversed addressing)
and
2. the BREN bit is set in the XBREV register and
3. the addressing mode used is Register Indirect
with Pre-Increment or Post-Increment.
FIGURE 4-2:
BIT-REVERSED ADDRESS EXAMPLE
Sequential Address
b15 b14 b13 b12 b11 b10 b9 b8 b7 b6 b5 b4 b3 b2 b1
0
Bit Locations Swapped Left-to-Right
Around Center of Binary Value
b2 b3 b4
0
b15 b14 b13 b12 b11 b10 b9 b8 b7 b6 b5 b1
Bit-Reversed Address
Pivot Point
XB = 0x0008for a 16-word Bit-Reversed Buffer
DS70119D-page 34
Preliminary
2004 Microchip Technology Inc.
dsPIC30F6010
TABLE 4-2:
BIT-REVERSED ADDRESS SEQUENCE (16-ENTRY)
Normal Address Bit-Reversed Address
A3
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
A2
A1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
A0
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
Decimal
A3
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
A2
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
A1
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
A0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
Decimal
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
0
1
0
8
2
4
3
12
2
4
5
10
6
6
7
14
1
8
9
9
10
11
12
13
14
15
5
13
3
11
7
15
TABLE 4-3:
BIT-REVERSED ADDRESS MODIFIER VALUES FOR XBREV REGISTER
Buffer Size (Words)
XB<14:0> Bit-Reversed Address Modifier Value
4096
2048
1024
512
256
128
64
0x0800
0x0400
0x0200
0x0100
0x0080
0x0040
0x0020
0x0010
0x0008
0x0004
0x0002
0x0001
32
16
8
4
2
2004 Microchip Technology Inc.
Preliminary
DS70119D-page 35
dsPIC30F6010
NOTES:
DS70119D-page 36
Preliminary
2004 Microchip Technology Inc.
dsPIC30F6010
5.0
INTERRUPTS
Note:
Interrupt Flag bits get set when an inter-
rupt condition occurs, regardless of the
state of its corresponding Enable bit. User
software should ensure the appropriate
Interrupt Flag bits are clear prior to
enabling an interrupt.
Note: This data sheet summarizes features of this group
of dsPIC30F devices and is not intended to be a complete
reference source. For more information on the CPU,
peripherals, register descriptions and general device
functionality, refer to the dsPIC30F Family Reference
Manual (DS70046). For more information on the device
instruction set and programming, refer to the dsPIC30F
Programmer’s Reference Manual (DS70030).
All interrupt sources can be user assigned to one of
seven priority levels, 1 through 7, via the IPCx
registers. Each interrupt source is associated with an
interrupt vector, as shown in Table 5-1. Levels 7 and 1
represent the highest and lowest maskable priorities,
respectively.
The dsPIC30F6010 has 44 interrupt sources and 4
processor exceptions (traps), which must be arbitrated
based on a priority scheme.
The CPU is responsible for reading the Interrupt Vec-
tor Table (IVT) and transferring the address contained
in the interrupt vector to the program counter. The
interrupt vector is transferred from the program data
bus into the program counter, via a 24-bit wide
multiplexer on the input of the program counter.
Note:
Assigning a priority level of 0 to an inter-
rupt source is equivalent to disabling that
interrupt.
If the NSTDIS bit (INTCON1<15>) is set, nesting of
interrupts is prevented. Thus, if an interrupt is currently
being serviced, processing of a new interrupt is pre-
vented, even if the new interrupt is of higher priority
than the one currently being serviced.
The Interrupt Vector Table (IVT) and Alternate Inter-
rupt Vector Table (AIVT) are placed near the beginning
of program memory (0x000004). The IVT and AIVT
are shown in Figure 5-1.
Note:
The IPL bits become read-only whenever
the NSTDIS bit has been set to ‘1’.
The interrupt controller is responsible for pre-
processing the interrupts and processor exceptions,
prior to their being presented to the processor core.
The peripheral interrupts and traps are enabled, priori-
tized and controlled using centralized special function
registers:
Certain interrupts have specialized control bits for
features like edge or level triggered interrupts, inter-
rupt-on-change, etc. Control of these features remains
within the peripheral module which generates the
interrupt.
• IFS0<15:0>, IFS1<15:0>, IFS2<15:0>
All interrupt request flags are maintained in these
three registers. The flags are set by their respec-
tive peripherals or external signals, and they are
cleared via software.
The DISI instruction can be used to disable the
processing of interrupts of priorities 6 and lower for a
certain number of instructions, during which the DISI bit
(INTCON2<14>) remains set.
When an interrupt is serviced, the PC is loaded with the
address stored in the vector location in Program Mem-
ory that corresponds to the interrupt. There are 63 dif-
ferent vectors within the IVT (refer to Figure 5-2). These
vectors are contained in locations 0x000004 through
0x0000FE of program memory (refer to Figure 5-2).
These locations contain 24-bit addresses, and in order
to preserve robustness, an address error trap will take
place should the PC attempt to fetch any of these
words during normal execution. This prevents execu-
tion of random data as a result of accidentally decre-
menting a PC into vector space, accidentally mapping
a data space address into vector space, or the PC roll-
ing over to 0x000000 after reaching the end of imple-
mented program memory space. Execution of a GOTO
instruction to this vector space will also generate an
address error trap.
• IEC0<15:0>, IEC1<15:0>, IEC2<15:0>
All Interrupt Enable Control bits are maintained in
these three registers. These control bits are used
to individually enable interrupts from the
peripherals or external signals.
• IPC0<15:0>... IPC11<7:0>
The user assignable priority level associated with
each of these 44 interrupts is held centrally in
these twelve registers.
• IPL<3:0> The current CPU priority level is explic-
itly stored in the IPL bits. IPL<3> is present in the
CORCON register, whereas IPL<2:0> are present
in the status register (SR) in the processor core.
• INTCON1<15:0>, INTCON2<15:0>
Global interrupt control functions are derived from
these two registers. INTCON1 contains the con-
trol and status flags for the processor exceptions.
The INTCON2 register controls the external inter-
rupt request signal behavior and the use of the
alternate vector table.
2004 Microchip Technology Inc.
Preliminary
DS70119D-page 37
dsPIC30F6010
TABLE 5-1:
INTERRUPT VECTOR TABLE
5.1
Interrupt Priority
INT
Vector
The user assignable Interrupt Priority (IP<2:0>) bits for
each individual interrupt source are located in the LS 3-
bits of each nibble, within the IPCx register(s). Bit 3 of
each nibble is not used and is read as a ‘0’. These bits
define the priority level assigned to a particular interrupt
by the user.
Interrupt Source
Number Number
Highest Natural Order Priority
0
1
8
INT0 - External Interrupt 0
IC1 - Input Capture 1
OC1 - Output Compare 1
T1 - Timer 1
9
2
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
3
Note:
The user selectable priority levels start at
0, as the lowest priority, and level 7, as the
highest priority.
4
IC2 - Input Capture 2
OC2 - Output Compare 2
T2 - Timer 2
5
6
Since more than one interrupt request source may be
assigned to a specific user specified priority level, a
means is provided to assign priority within a given level.
This method is called “Natural Order Priority”.
7
T3 - Timer 3
8
SPI1
9
U1RX - UART1 Receiver
U1TX - UART1 Transmitter
ADC - ADC Convert Done
NVM - NVM Write Complete
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45-53
Natural Order Priority is determined by the position of
an interrupt in the vector table, and only affects
interrupt operation when multiple interrupts with the
same user-assigned priority become pending at the
same time.
2
SI2C - I C Slave Interrupt
2
MI2C - I C Master Interrupt
Input Change Interrupt
INT1 - External Interrupt 1
IC7 - Input Capture 7
IC8 - Input Capture 8
OC3 - Output Compare 3
OC4 - Output Compare 4
T4 - Timer 4
Table 5-1 lists the interrupt numbers and interrupt
sources for the dsPIC devices and their associated
vector numbers.
Note 1: The natural order priority scheme has 0
as the highest priority and 53 as the
lowest priority.
2: The natural order priority number is the
T5 - Timer 5
same as the INT number.
INT2 - External Interrupt 2
U2RX - UART2 Receiver
U2TX - UART2 Transmitter
SPI2
The ability for the user to assign every interrupt to one
of seven priority levels implies that the user can assign
a very high overall priority level to an interrupt with a
low natural order priority. For example, the PLVD (Low
Voltage Detect) can be given a priority of 7. The INT0
(external interrupt 0) may be assigned to priority level
1, thus giving it a very low effective priority.
C1 - Combined IRQ for CAN1
IC3 - Input Capture 3
IC4 - Input Capture 4
IC5 - Input Capture 5
IC6 - Input Capture 6
OC5 - Output Compare 5
OC6 - Output Compare 6
OC7 - Output Compare 7
OC8 - Output Compare 8
INT3 - External Interrupt 3
INT4 - External Interrupt 4
C2 - Combined IRQ for CAN2
PWM - PWM Period Match
QEI - QEI Interrupt
Reserved
LVD - Low Voltage Detect
FLTA - PWM Fault A
FLTB - PWM Fault B
53-61 Reserved
Lowest Natural Order Priority
DS70119D-page 38
Preliminary
2004 Microchip Technology Inc.
dsPIC30F6010
5.2
Reset Sequence
5.3
Traps
A Reset is not a true exception, because the interrupt
controller is not involved in the Reset process. The pro-
cessor initializes its registers in response to a Reset,
which forces the PC to zero. The processor then begins
program execution at location 0x000000. A GOTO
instruction is stored in the first program memory loca-
tion, immediately followed by the address target for the
GOTOinstruction. The processor executes the GOTOto
the specified address and then begins operation at the
specified target (start) address.
Traps can be considered as non-maskable interrupts
indicating a software or hardware error, which adhere
to a predefined priority as shown in Figure 5-1. They
are intended to provide the user a means to correct
erroneous operation during debug and when operating
within the application.
Note:
If the user does not intend to take correc-
tive action in the event of a trap error
condition, these vectors must be loaded
with the address of a default handler that
simply contains the RESET instruction. If,
on the other hand, one of the vectors
containing an invalid address is called, an
address error trap is generated.
5.2.1
RESET SOURCES
There are 6 sources of error which will cause a device
reset.
• Watchdog Time-out:
Note that many of these trap conditions can only be
detected when they occur. Consequently, the question-
able instruction is allowed to complete prior to trap
exception processing. If the user chooses to recover
from the error, the result of the erroneous action that
caused the trap may have to be corrected.
The watchdog has timed out, indicating that the
processor is no longer executing the correct flow
of code.
• Uninitialized W Register Trap:
An attempt to use an uninitialized W register as
an address pointer will cause a Reset.
There are 8 fixed priority levels for traps: Level 8
through Level 15, which implies that the IPL3 is always
set during processing of a trap.
• Illegal Instruction Trap:
Attempted execution of any unused opcodes will
result in an illegal instruction trap. Note that a
fetch of an illegal instruction does not result in an
illegal instruction trap if that instruction is flushed
prior to execution due to a flow change.
If the user is not currently executing a trap, and he sets
the IPL<3:0> bits to a value of ‘0111’ (Level 7), then all
interrupts are disabled, but traps can still be processed.
• Brown-out Reset (BOR):
5.3.1
TRAP SOURCES
A momentary dip in the power supply to the
device has been detected, which may result in
malfunction.
The following traps are provided with increasing prior-
ity. However, since all traps can be nested, priority has
little effect.
• Trap Lockout:
Occurrence of multiple Trap conditions simulta-
neously will cause a Reset.
Math Error Trap:
The Math Error trap executes under the following three
circumstances:
1. Should an attempt be made to divide by zero,
the divide operation will be aborted on a cycle
boundary and the trap taken.
2. If enabled, a Math Error trap will be taken when
an arithmetic operation on either accumulator A
or B causes an overflow from bit 31 and the
Accumulator Guard bits are not utilized.
3. If enabled, a Math Error trap will be taken when
an arithmetic operation on either accumulator A
or B causes a catastrophic overflow from bit 39
and all saturation is disabled.
4. If the shift amount specified in a shift instruction
is greater than the maximum allowed shift
amount, a trap will occur.
2004 Microchip Technology Inc.
Preliminary
DS70119D-page 39
dsPIC30F6010
Address Error Trap:
5.3.2
HARD AND SOFT TRAPS
This trap is initiated when any of the following
circumstances occurs:
It is possible that multiple traps can become active
within the same cycle (e.g., a misaligned word stack
write to an overflowed address). In such a case, the
fixed priority shown in Figure 5-2 is implemented,
which may require the user to check if other traps are
pending, in order to completely correct the fault.
1. A misaligned data word access is attempted.
2. A data fetch from our unimplemented data
memory location is attempted.
3. A data access of an unimplemented program
memory location is attempted.
‘Soft’ traps include exceptions of priority level 8 through
level 11, inclusive. The arithmetic error trap (level 11)
falls into this category of traps.
4. An instruction fetch from vector space is
attempted.
‘Hard’ traps include exceptions of priority level 12
through level 15, inclusive. The address error (level
12), stack error (level 13) and oscillator error (level 14)
traps fall into this category.
Note:
In the MAC class of instructions, wherein
the data space is split into X and Y data
space, unimplemented X space includes
all of Y space, and unimplemented Y
space includes all of X space.
Each hard trap that occurs must be acknowledged
before code execution of any type may continue. If a
lower priority hard trap occurs while a higher priority
trap is pending, acknowledged, or is being processed,
a hard trap conflict will occur.
5. Execution of a “BRA #literal” instruction or a
“GOTO #literal” instruction, where literal
is an unimplemented program memory address.
6. Executing instructions after modifying the PC to
point to unimplemented program memory
addresses. The PC may be modified by loading
a value into the stack and executing a RETURN
instruction.
The device is automatically Reset in a hard trap conflict
condition. The TRAPR status bit (RCON<15>) is set
when the Reset occurs, so that the condition may be
detected in software.
Stack Error Trap:
FIGURE 5-1:
TRAP VECTORS
This trap is initiated under the following conditions:
Reset - GOTOInstruction
Reset - GOTOAddress
Reserved
0x000000
0x000002
1. The stack pointer is loaded with a value which is
greater than the (user programmable) limit value
written into the SPLIM register (stack overflow).
0x000004
Oscillator Fail Trap Vector
Address Error Trap Vector
Stack Error Trap Vector
Math Error Trap Vector
Reserved Vector
2. The stack pointer is loaded with a value which is
less than 0x0800 (simple stack underflow).
IVT
Reserved Vector
Reserved Vector
Interrupt 0 Vector
Interrupt 1 Vector
—
0x000014
Oscillator Fail Trap:
This trap is initiated if the external oscillator fails and
operation becomes reliant on an internal RC backup.
—
—
Interrupt 52 Vector
Interrupt 53 Vector
Reserved
0x00007E
0x000080
0x000082
Reserved
0x000084
Reserved
Oscillator Fail Trap Vector
Stack Error Trap Vector
Address Error Trap Vector
Math Error Trap Vector
Reserved Vector
AIVT
Reserved Vector
Reserved Vector
0x000094
Interrupt 0 Vector
Interrupt 1 Vector
—
—
—
Interrupt 52 Vector
Interrupt 53 Vector
0x0000FE
DS70119D-page 40
Preliminary
2004 Microchip Technology Inc.
dsPIC30F6010
5.4
Interrupt Sequence
5.5
Alternate Vector Table
In Program Memory, the Interrupt Vector Table (IVT) is
followed by the Alternate Interrupt Vector Table (AIVT),
as shown in Figure 5-1. Access to the Alternate Vector
Table is provided by the ALTIVT bit in the INTCON2
register. If the ALTIVT bit is set, all interrupt and excep-
tion processes will use the alternate vectors instead of
the default vectors. The alternate vectors are organized
in the same manner as the default vectors. The AIVT
supports emulation and debugging efforts by providing
a means to switch between an application and a sup-
port environment, without requiring the interrupt vec-
tors to be reprogrammed. This feature also enables
switching between applications for evaluation of
different software algorithms at run time.
All interrupt event flags are sampled in the beginning of
each instruction cycle by the IFSx registers. A pending
interrupt request (IRQ) is indicated by the flag bit being
equal to a ‘1’ in an IFSx register. The IRQ will cause an
interrupt to occur if the corresponding bit in the interrupt
enable (IECx) register is set. For the remainder of the
instruction cycle, the priorities of all pending interrupt
requests are evaluated.
If there is a pending IRQ with a priority level greater
than the current processor priority level in the IPL bits,
the processor will be interrupted.
The processor then stacks the current program counter
and the low byte of the processor status register (SRL),
as shown in Figure 5-2. The low byte of the status reg-
ister contains the processor priority level at the time,
prior to the beginning of the interrupt cycle. The proces-
sor then loads the priority level for this interrupt into the
status register. This action will disable all lower priority
interrupts until the completion of the Interrupt Service
Routine.
If the AIVT is not required, the program memory allo-
cated to the AIVT may be used for other purposes.
AIVT is not a protected section and may be freely
programmed by the user.
5.6
Fast Context Saving
A context saving option is available using shadow reg-
isters. Shadow registers are provided for the DC, N,
OV, Z and C bits in SR, and the registers W0 through
W3. The shadows are only one level deep. The shadow
registers are accessible using the PUSH.Sand POP.S
instructions only.
FIGURE 5-2:
INTERRUPT STACK
FRAME
0x0000 15
0
When the processor vectors to an interrupt, the
PUSH.S instruction can be used to store the current
value of the aforementioned registers into their
respective shadow registers.
PC<15:0>
SRL IPL3 PC<22:16>
<Free Word>
W15 (before CALL)
W15 (after CALL)
If an ISR of a certain priority uses the PUSH.S and
POP.S instructions for fast context saving, then a
higher priority ISR should not include the same instruc-
tions. Users must save the key registers in software
during a lower priority interrupt, if the higher priority ISR
uses fast context saving.
POP : [--W15]
PUSH : [W15++]
Note 1: The user can always lower the priority level
by writing a new value into SR. The Interrupt
Service Routine must clear the interrupt flag
bits in the IFSx register before lowering the
processor interrupt priority, in order to avoid
recursive interrupts.
5.7
External Interrupt Requests
The interrupt controller supports five external interrupt
request signals, INT0-INT4. These inputs are edge
sensitive; they require a low-to-high or a high-to-low
transition to generate an interrupt request. The
INTCON2 register has five bits, INT0EP-INT4EP, that
select the polarity of the edge detection circuitry.
2: The IPL3 bit (CORCON<3>) is always clear
when interrupts are being processed. It is
set only during execution of traps.
5.8
Wake-up from Sleep and Idle
The RETFIE (Return from Interrupt) instruction will
unstack the program counter and status registers to
return the processor to its state prior to the interrupt
sequence.
The interrupt controller may be used to wake up the
processor from either Sleep or Idle modes, if Sleep or
Idle mode is active when the interrupt is generated.
If an enabled interrupt request of sufficient priority is
received by the interrupt controller, then the standard
interrupt request is presented to the processor. At the
same time, the processor will wake-up from Sleep or
Idle and begin execution of the Interrupt Service
Routine (ISR) needed to process the interrupt request.
2004 Microchip Technology Inc.
Preliminary
DS70119D-page 41
dsPIC30F6010
DS70119D-page 42
Preliminary
2004 Microchip Technology Inc.
dsPIC30F6010
6.2
Run Time Self-Programming
(RTSP)
6.0
FLASH PROGRAM MEMORY
Note: This data sheet summarizes features of this group
of dsPIC30F devices and is not intended to be a complete
reference source. For more information on the CPU,
peripherals, register descriptions and general device
functionality, refer to the dsPIC30F Family Reference
Manual (DS70046). For more information on the device
instruction set and programming, refer to the dsPIC30F
Programmer’s Reference Manual (DS70030).
RTSP is accomplished using TBLRD (table read) and
TBLWT(table write) instructions.
With RTSP, the user may erase program memory, 32
instructions (96 bytes) at a time and can write program
memory data, 32 instructions (96 bytes) at a time.
The dsPIC30F family of devices contains internal
program Flash memory for executing user code. There
are two methods by which the user can program this
memory:
6.3
Table Instruction Operation Summary
The TBLRDLand the TBLWTLinstructions are used to
read or write to bits <15:0> of program memory.
TBLRDLand TBLWTLcan access program memory in
Word or Byte mode.
1. In-Circuit Serial Programming™ (ICSP™)
2. Run Time Self-Programming (RTSP)
The TBLRDHand TBLWTHinstructions are used to read
or write to bits<23:16> of program memory. TBLRDH
and TBLWTHcan access program memory in Word or
Byte mode.
6.1
In-Circuit Serial Programming
(ICSP)
dsPIC30F devices can be serially programmed while in
the end application circuit. This is simply done with two
lines for Programming Clock and Programming Data
(which are named PGC and PGD respectively), and
three other lines for Power (VDD), Ground (VSS) and
Master Clear (MCLR). this allows customers to manu-
facture boards with unprogrammed devices, and then
program the microcontroller just before shipping the
product. This also allows the most recent firmware or a
custom firmware to be programmed.
A 24-bit program memory address is formed using
bits<7:0> of the TBLPAG register and the effective
address (EA) from a W register specified in the table
instruction, as shown in Figure 6-1.
FIGURE 6-1:
ADDRESSING FOR TABLE AND NVM REGISTERS
24 bits
Using
Program
Counter
Program Counter
0
0
NVMADR Reg EA
Using
NVMADR
1/0
NVMADRU Reg
Addressing
8 bits
16 bits
Working Reg EA
Using
1/0
TBLPAG Reg
8 bits
Table
Instruction
16 bits
Byte
Select
User/Configuration
Space Select
24-bit EA
2004 Microchip Technology Inc.
Preliminary
DS70119D-page 43
dsPIC30F6010
6.4
RTSP Operation
6.5
RTSP Control Registers
The dsPIC30F Flash program memory is organized
into rows and panels. Each row consists of 32 instruc-
tions, or 96 bytes. Each panel consists of 128 rows, or
4K x 24 instructions. RTSP allows the user to erase one
row (32 instructions) at a time and to program 32
instructions at one time.
The four SFRs used to read and write the program
Flash memory are:
• NVMCON
• NVMADR
• NVMADRU
• NVMKEY
Each panel of program memory contains write latches
that hold 32 instructions of programming data. Prior to
the actual programming operation, the write data must
be loaded into the panel write latches. The data to be
programmed into the panel is loaded in sequential
order into the write latches; instruction 0, instruction 1,
etc. The addresses loaded must always be from an
even group of 32 boundary.
6.5.1
NVMCON REGISTER
The NVMCON register controls which blocks are to be
erased, which memory type is to be programmed, and
start of the programming cycle.
6.5.2
NVMADR REGISTER
The NVMADR register is used to hold the lower two
bytes of the effective address. The NVMADR register
captures the EA<15:0> of the last table instruction that
has been executed and selects the row to write.
The basic sequence for RTSP programming is to set up
a table pointer, then do a series of TBLWTinstructions
to load the write latches. Programming is performed by
setting the special bits in the NVMCON register. 32
TBLWTL and 32 TBLWTH instructions are required to
load the 32 instructions.
6.5.3
NVMADRU REGISTER
The NVMADRU register is used to hold the upper byte
of the effective address. The NVMADRU register cap-
tures the EA<23:16> of the last table instruction that
has been executed.
All of the table write operations are single word writes
(2 instruction cycles), because only the table latches
are written.
After the latches are written, a programming operation
needs to be initiated to program the data.
6.5.4
NVMKEY REGISTER
The Flash Program Memory is readable, writable and
erasable during normal operation over the entire VDD
range.
NVMKEY is a write-only register that is used for write
protection. To start a programming or an erase
sequence, the user must consecutively write 0x55 and
0xAA to the NVMKEY register. Refer to Section 6.6 for
further details.
Note:
The user can also directly write to the
NVMADR and NVMADRU registers to
specify a program memory address for
erasing or programming.
DS70119D-page 44
Preliminary
2004 Microchip Technology Inc.
dsPIC30F6010
4. Write 32 instruction words of data from data
RAM “image” into the program Flash write
latches.
6.6
Programming Operations
A complete programming sequence is necessary for
programming or erasing the internal Flash in RTSP
mode. A programming operation is nominally 2 msec in
duration and the processor stalls (waits) until the oper-
ation is finished. Setting the WR bit (NVMCON<15>)
starts the operation, and the WR bit is automatically
cleared when the operation is finished.
5. Program 32 instruction words into program
Flash.
a) Setup NVMCON register for multi-word,
program Flash, program, and set WREN
bit.
b) Write ‘55’ to NVMKEY.
c) Write ‘AA’ to NVMKEY.
6.6.1
PROGRAMMING ALGORITHM FOR
PROGRAM FLASH
d) Set the WR bit. This will begin program
cycle.
The user can erase or program one row of program
Flash memory at a time. The general process is:
e) CPU will stall for duration of the program
cycle.
1. Read one row of program Flash (32 instruction
words) and store into data RAM as a data
“image”.
f) The WR bit is cleared by the hardware
when program cycle ends.
6. Repeat steps 1 through 5 as needed to program
desired amount of program Flash memory.
2. Update the data image with the desired new
data.
3. Erase program Flash row.
6.6.2
ERASING A ROW OF PROGRAM
MEMORY
a) Setup NVMCON register for multi-word,
program Flash, erase, and set WREN bit.
Example 6-1 shows a code sequence that can be used
to erase a row (32 instructions) of program memory.
b) Write address of row to be erased into
NVMADRU/NVMDR.
c) Write ‘55’ to NVMKEY.
d) Write ‘AA’ to NVMKEY.
e) Set the WR bit. This will begin erase cycle.
f) CPU will stall for the duration of the erase
cycle.
g) The WR bit is cleared when erase cycle
ends.
EXAMPLE 6-1:
ERASING A ROW OF PROGRAM MEMORY
; Setup NVMCON for erase operation, multi word write
; program memory selected, and writes enabled
MOV
MOV
#0x4041,W0
W0,NVMCON
;
; Init NVMCON SFR
; Init pointer to row to be ERASED
MOV
MOV
MOV
MOV
DISI
#tblpage(PROG_ADDR),W0
W0,NVMADRU
#tbloffset(PROG_ADDR),W0
W0, NVMADR
;
; Initialize PM Page Boundary SFR
; Intialize in-page EA[15:0] pointer
; Intialize NVMADR SFR
; Block all interrupts with priority <7
; for next 5 instructions
#5
MOV
MOV
MOV
MOV
BSET
NOP
NOP
#0x55,W0
W0,NVMKEY
#0xAA,W1
W1,NVMKEY
NVMCON,#WR
; Write the 0x55 key
;
; Write the 0xAA key
; Start the erase sequence
; Insert two NOPs after the erase
; command is asserted
2004 Microchip Technology Inc.
Preliminary
DS70119D-page 45
dsPIC30F6010
6.6.3
LOADING WRITE LATCHES
Example 6-2 shows a sequence of instructions that
can be used to load the 96 bytes of write latches. 32
TBLWTL and 32 TBLWTH instructions are needed to
load the write latches selected by the table pointer.
EXAMPLE 6-2:
LOADING WRITE LATCHES
; Set up a pointer to the first program memory location to be written
; program memory selected, and writes enabled
MOV
MOV
MOV
#0x0000,W0
W0,TBLPAG
#0x6000,W0
;
; Initialize PM Page Boundary SFR
; An example program memory address
; Perform the TBLWT instructions to write the latches
; 0th_program_word
MOV
MOV
#LOW_WORD_0,W2
#HIGH_BYTE_0,W3
;
;
TBLWTL W2,[W0]
TBLWTH W3,[W0++]
; Write PM low word into program latch
; Write PM high byte into program latch
; 1st_program_word
MOV
MOV
#LOW_WORD_1,W2
#HIGH_BYTE_1,W3
;
;
TBLWTL W2,[W0]
TBLWTH W3,[W0++]
; Write PM low word into program latch
; Write PM high byte into program latch
;
2nd_program_word
MOV
MOV
#LOW_WORD_2,W2
#HIGH_BYTE_2,W3
;
;
TBLWTL W2, [W0]
TBLWTH W3, [W0++]
; Write PM low word into program latch
; Write PM high byte into program latch
•
•
•
; 31st_program_word
MOV
MOV
#LOW_WORD_31,W2
#HIGH_BYTE_31,W3
;
;
TBLWTL W2, [W0]
TBLWTH W3, [W0++]
; Write PM low word into program latch
; Write PM high byte into program latch
Note: In Example 6-2, the contents of the upper byte of W3 has no effect.
6.6.4
INITIATING THE PROGRAMMING
SEQUENCE
For protection, the write initiate sequence for NVMKEY
must be used to allow any erase or program operation
to proceed. After the programming command has been
executed, the user must wait for the programming time
until programming is complete. The two instructions
following the start of the programming sequence
should be NOPs.
EXAMPLE 6-3:
INITIATING A PROGRAMMING SEQUENCE
DISI
#5
; Block all interrupts with priority <7
; for next 5 instructions
MOV
MOV
MOV
MOV
BSET
NOP
NOP
#0x55,W0
W0,NVMKEY
#0xAA,W1
W1,NVMKEY
NVMCON,#WR
; Write the 0x55 key
;
; Write the 0xAA key
; Start the erase sequence
; Insert two NOPs after the erase
; command is asserted
DS70119D-page 46
Preliminary
2004 Microchip Technology Inc.
dsPIC30F6010
2004 Microchip Technology Inc.
Preliminary
DS70119D-page 47
dsPIC30F6010
NOTES:
DS70119D-page 48
Preliminary
2004 Microchip Technology Inc.
dsPIC30F6010
A program or erase operation on the data EEPROM
does not stop the instruction flow. The user is respon-
sible for waiting for the appropriate duration of time
before initiating another data EEPROM write/erase
operation. Attempting to read the data EEPROM while
a programming or erase operation is in progress results
in unspecified data.
7.0
DATA EEPROM MEMORY
Note: This data sheet summarizes features of this group
of dsPIC30F devices and is not intended to be a complete
reference source. For more information on the CPU,
peripherals, register descriptions and general device
functionality, refer to the dsPIC30F Family Reference
Manual (DS70046). For more information on the device
instruction set and programming, refer to the dsPIC30F
Programmer’s Reference Manual (DS70030).
Control bit WR initiates write operations, similar to pro-
gram Flash writes. This bit cannot be cleared, only set,
in software. This bit is cleared in hardware at the com-
pletion of the write operation. The inability to clear the
WR bit in software prevents the accidental or
premature termination of a write operation.
The Data EEPROM Memory is readable and writable
during normal operation over the entire VDD range. The
data EEPROM memory is directly mapped in the
program memory address space.
The four SFRs used to read and write the program
Flash memory are used to access data EEPROM
memory, as well. As described in Section 4.0, these
registers are:
The WREN bit, when set, will allow a write operation.
On power-up, the WREN bit is clear. The WRERR bit is
set when a write operation is interrupted by a MCLR
Reset, or a WDT Time-out Reset, during normal oper-
ation. In these situations, following Reset, the user can
check the WRERR bit and rewrite the location. The
address register NVMADR remains unchanged.
• NVMCON
• NVMADR
• NVMADRU
• NVMKEY
Note:
Interrupt flag bit NVMIF in the IFS0 regis-
ter is set when write is complete. It must be
cleared in software.
The EEPROM data memory allows read and write of
single words and 16-word blocks. When interfacing to
data memory, NVMADR, in conjunction with the
NVMADRU register, is used to address the EEPROM
location being accessed. TBLRDLand TBLWTLinstruc-
tions are used to read and write data EEPROM. The
dsPIC30F6010 device has 8 Kbytes (4K words) of data
EEPROM, with an address range from 0x7FF000 to
0x7FFFFE.
7.1
Reading the Data EEPROM
A TBLRD instruction reads a word at the current pro-
gram word address. This example uses W0 as a
pointer to data EEPROM. The result is placed in
register W4, as shown in Example 7-1.
A word write operation should be preceded by an erase
of the corresponding memory location(s). The write
typically requires 2 ms to complete, but the write time
will vary with voltage and temperature.
EXAMPLE 7-1:
DATA EEPROM READ
MOV
MOV
MOV
#LOW_ADDR_WORD,W0 ; Init Pointer
#HIGH_ADDR_WORD,W1
W1,TBLPAG
TBLRDL [ W0 ], W4
; read data EEPROM
2004 Microchip Technology Inc.
Preliminary
DS70119D-page 49
dsPIC30F6010
7.2
Erasing Data EEPROM
7.2.1
ERASING A BLOCK OF DATA
EEPROM
In order to erase a block of data EEPROM, the
NVMADRU and NVMADR registers must initially
point to the block of memory to be erased. Configure
NVMCON for erasing a block of data EEPROM, and
set the ERASE and WREN bits in NVMCON register.
Setting the WR bit initiates the erase, as shown in
Example 7-2.
EXAMPLE 7-2:
DATA EEPROM BLOCK ERASE
; Select data EEPROM block, ERASE, WREN bits
MOV
MOV
#4045,W0
W0,NVMCON
; Initialize NVMCON SFR
; Start erase cycle by setting WR after writing key sequence
DISI
#5
; Block all interrupts with priority <7
; for next 5 instructions
MOV
MOV
MOV
MOV
BSET
NOP
NOP
#0x55,W0
W0,NVMKEY
#0xAA,W1
W1,NVMKEY
NVMCON,#WR
;
; Write the 0x55 key
;
; Write the 0xAA key
; Initiate erase sequence
; Erase cycle will complete in 2mS. CPU is not stalled for the Data Erase Cycle
; User can poll WR bit, use NVMIF or Timer IRQ to determine erasure complete
7.2.2
ERASING A WORD OF DATA
EEPROM
The NVMADRU and NVMADR registers must point to
the block. Select erase a block of data Flash, and set
the ERASE and WREN bits in NVMCON register.
Setting the WR bit initiates the erase, as shown in
Example 7-3.
EXAMPLE 7-3:
DATA EEPROM WORD ERASE
; Select data EEPROM word, ERASE, WREN bits
MOV
MOV
#4044,W0
W0,NVMCON
; Start erase cycle by setting WR after writing key sequence
DISI
#5
; Block all interrupts with priority <7
; for next 5 instructions
MOV
MOV
MOV
MOV
BSET
NOP
NOP
#0x55,W0
W0,NVMKEY
#0xAA,W1
W1,NVMKEY
NVMCON,#WR
;
; Write the 0x55 key
;
; Write the 0xAA key
; Initiate erase sequence
; Erase cycle will complete in 2mS. CPU is not stalled for the Data Erase Cycle
; User can poll WR bit, use NVMIF or Timer IRQ to determine erasure complete
DS70119D-page 50
Preliminary
2004 Microchip Technology Inc.
dsPIC30F6010
The write will not initiate if the above sequence is not
exactly followed (write 0x55 to NVMKEY, write 0xAA to
NVMCON, then set WR bit) for each word. It is strongly
recommended that interrupts be disabled during this
code segment.
7.3
Writing to the Data EEPROM
To write an EEPROM data location, the following
sequence must be followed:
1. Erase data EEPROM word.
a) Select word, data EEPROM, erase and set
WREN bit in NVMCON register.
Additionally, the WREN bit in NVMCON must be set to
enable writes. This mechanism prevents accidental
writes to data EEPROM, due to unexpected code exe-
cution. The WREN bit should be kept clear at all times,
except when updating the EEPROM. The WREN bit is
not cleared by hardware.
b) Write address of word to be erased into
NVMADRU/NVMADR.
c) Enable NVM interrupt (optional).
d) Write ‘55’ to NVMKEY.
After a write sequence has been initiated, clearing the
WREN bit will not affect the current write cycle. The WR
bit will be inhibited from being set unless the WREN bit
is set. The WREN bit must be set on a previous instruc-
tion. Both WR and WREN cannot be set with the same
instruction.
e) Write ‘AA’ to NVMKEY.
f) Set the WR bit. This will begin erase cycle.
g) Either poll NVMIF bit or wait for NVMIF
interrupt.
h) The WR bit is cleared when the erase cycle
ends.
At the completion of the write cycle, the WR bit is
cleared in hardware and the Non-Volatile Memory
Write Complete Interrupt Flag bit (NVMIF) is set. The
user may either enable this interrupt, or poll this bit.
NVMIF must be cleared by software.
2. Write data word into data EEPROM write
latches.
3. Program 1 data word into data EEPROM.
a) Select word, data EEPROM, program, and
set WREN bit in NVMCON register.
7.3.1
WRITING A WORD OF DATA
EEPROM
b) Enable NVM write done interrupt (optional).
c) Write ‘55’ to NVMKEY.
Once the user has erased the word to be programmed,
then a table write instruction is used to write one write
latch, as shown in Example 7-4.
d) Write ‘AA’ to NVMKEY.
e) Set The WR bit. This will begin program
cycle.
f) Either poll NVMIF bit or wait for NVM
interrupt.
g) The WR bit is cleared when the write cycle
ends.
EXAMPLE 7-4:
DATA EEPROM WORD WRITE
; Point to data memory
MOV
#LOW_ADDR_WORD,W0
; Init pointer
MOV
MOV
#HIGH_ADDR_WORD,W1
W1,TBLPAG
MOV
TBLWTL
#LOW(WORD),W2
W2,[ W0]
; Get data
; Write data
; The NVMADR captures last table access address
; Select data EEPROM for 1 word op
MOV
MOV
#0x4004,W0
W0,NVMCON
; Operate key to allow write operation
DISI
#5
; Block all interrupts with priority <7
; for next 5 instructions
MOV
MOV
MOV
MOV
BSET
NOP
NOP
#0x55,W0
W0,NVMKEY
#0xAA,W1
W1,NVMKEY
NVMCON,#WR
; Write the 0x55 key
; Write the 0xAA key
; Initiate program sequence
; Write cycle will complete in 2mS. CPU is not stalled for the Data Write Cycle
; User can poll WR bit, use NVMIF or Timer IRQ to determine write complete
2004 Microchip Technology Inc.
Preliminary
DS70119D-page 51
dsPIC30F6010
7.3.2
WRITING A BLOCK OF DATA
EEPROM
To write a block of data EEPROM, write to all sixteen
latches first, then set the NVMCON register and
program the block.
EXAMPLE 7-5:
DATA EEPROM BLOCK WRITE
MOV
MOV
#LOW_ADDR_WORD,W0 ; Init pointer
#HIGH_ADDR_WORD,W1
MOV
W1,TBLPAG
MOV
TBLWTL
MOV
TBLWTL
MOV
TBLWTL
MOV
TBLWTL
MOV
TBLWTL
MOV
TBLWTL
MOV
TBLWTL
MOV
TBLWTL
MOV
TBLWTL
MOV
TBLWTL
MOV
TBLWTL
MOV
TBLWTL
MOV
TBLWTL
MOV
TBLWTL
MOV
TBLWTL
MOV
#data1,W2
W2,[ W0]++
#data2,W2
W2,[ W0]++
#data3,W2
W2,[ W0]++
#data4,W2
W2,[ W0]++
#data5,W2
W2,[ W0]++
#data6,W2
W2,[ W0]++
#data7,W2
W2,[ W0]++
#data8,W2
W2,[ W0]++
#data9,W2
W2,[ W0]++
#data10,W2
W2,[ W0]++
#data11,W2
W2,[ W0]++
#data12,W2
W2,[ W0]++
#data13,W2
W2,[ W0]++
#data14,W2
W2,[ W0]++
#data15,W2
W2,[ W0]++
#data16,W2
W2,[ W0]++
#0x400A,W0
W0,NVMCON
#5
; Get 1st data
; write data
; Get 2nd data
; write data
; Get 3rd data
; write data
; Get 4th data
; write data
; Get 5th data
; write data
; Get 6th data
; write data
; Get 7th data
; write data
; Get 8th data
; write data
; Get 9th data
; write data
; Get 10th data
; write data
; Get 11th data
; write data
; Get 12th data
; write data
; Get 13th data
; write data
; Get 14th data
; write data
; Get 15th data
; write data
; Get 16th data
TBLWTL
MOV
MOV
; write data. The NVMADR captures last table access address.
; Select data EEPROM for multi word op
; Operate Key to allow program operation
; Block all interrupts with priority <7
; for next 5 instructions
DISI
MOV
MOV
MOV
MOV
BSET
NOP
NOP
#0x55,W0
W0,NVMKEY
#0xAA,W1
W1,NVMKEY
NVMCON,#WR
; Write the 0x55 key
; Write the 0xAA key
; Start write cycle
7.4
Write Verify
7.5
Protection Against Spurious Write
Depending on the application, good programming
practice may dictate that the value written to the mem-
ory should be verified against the original value. This
should be used in applications where excessive writes
can stress bits near the specification limit.
There are conditions when the device may not want to
write to the data EEPROM memory. To protect against
spurious EEPROM writes, various mechanisms have
been built-in. On power-up, the WREN bit is cleared;
also, the Power-up Timer prevents EEPROM write.
The write initiate sequence and the WREN bit together,
help prevent an accidental write during brown-out,
power glitch or software malfunction.
DS70119D-page 52
Preliminary
2004 Microchip Technology Inc.
dsPIC30F6010
Any bit and its associated data and control registers
that are not valid for a particular device will be
disabled. That means the corresponding LATx and
TRISx registers and the port pin will read as zeros.
8.0
I/O PORTS
Note: This data sheet summarizes features of this group
of dsPIC30F devices and is not intended to be a complete
reference source. For more information on the CPU,
peripherals, register descriptions and general device
functionality, refer to the dsPIC30F Family Reference
Manual (DS70046).
When a pin is shared with another peripheral or func-
tion that is defined as an input only, it is nevertheless
regarded as a dedicated port because there is no
other competing source of outputs. An example is the
INT4 pin.
All of the device pins (except VDD, VSS, MCLR and
OSC1/CLKIN) are shared between the peripherals and
the parallel I/O ports.
The format of the registers for PORTA are shown in
Table 8-1.
All I/O input ports feature Schmitt Trigger inputs for
improved noise immunity.
The TRISA (Data Direction Control) register controls
the direction of the RA<7:0> pins, as well as the INTx
pins and the VREF pins. The LATA register supplies
data to the outputs, and is readable/writable. Reading
the PORTA register yields the state of the input pins,
while writing the PORTA register modifies the contents
of the LATA register.
8.1
Parallel I/O (PIO) Ports
When a peripheral is enabled and the peripheral is
actively driving an associated pin, the use of the pin as
a general purpose output pin is disabled. The I/O pin
may be read, but the output driver for the Parallel Port
bit will be disabled. If a peripheral is enabled, but the
peripheral is not actively driving a pin, that pin may be
driven by a port.
A parallel I/O (PIO) port that shares a pin with a periph-
eral is, in general, subservient to the peripheral. The
peripheral’s output buffer data and control signals are
provided to a pair of multiplexers. The multiplexers
select whether the peripheral or the associated port
has ownership of the output data and control signals of
the I/O pad cell. Figure 8-2 shows how ports are shared
with other peripherals, and the associated I/O cell (pad)
to which they are connected. Table 8-1 shows the
formats of the registers for the shared ports, PORTB
through PORTG.
All port pins have three registers directly associated
with the operation of the port pin. The data direction
register (TRISx) determines whether the pin is an input
or an output. If the Data Direction bit is a ‘1’, then the
pin is an input. All port pins are defined as inputs after
a Reset. Reads from the latch (LATx), read the latch.
Writes to the latch, write the latch (LATx). Reads from
the port (PORTx), read the port pins, and writes to the
port pins, write the latch (LATx).
FIGURE 8-1:
BLOCK DIAGRAM OF A DEDICATED PORT STRUCTURE
Dedicated Port Module
Read TRIS
I/O Cell
TRIS Latch
D
Q
Data Bus
WR TRIS
CK
Data Latch
I/O Pad
D
Q
WR LAT +
WR Port
CK
Read LAT
Read Port
2004 Microchip Technology Inc.
Preliminary
DS70119D-page 53
dsPIC30F6010
FIGURE 8-2:
BLOCK DIAGRAM OF A SHARED PORT STRUCTURE
Output Multiplexers
Peripheral Module
Peripheral Input Data
Peripheral Module Enable
I/O Cell
Peripheral Output Enable
Peripheral Output Data
1
0
Output Enable
1
0
PIO Module
Output Data
Read TRIS
I/O Pad
Data Bus
WR TRIS
D
Q
CK
TRIS Latch
D
Q
WR LAT +
WR Port
CK
Data Latch
Read LAT
Input Data
Read Port
8.2.1
I/O PORT WRITE/READ TIMING
8.2
Configuring Analog Port Pins
One instruction cycle is required between a port
direction change or port write operation and a read
operation of the same port. Typically this instruction
would be a NOP.
The use of the ADPCFG and TRIS registers control the
operation of the A/D port pins. The port pins that are
desired as analog inputs must have their correspond-
ing TRIS bit set (input). If the TRIS bit is cleared
(output), the digital output level (VOH or VOL) will be
converted.
EXAMPLE 8-1:
PORT WRITE/READ
EXAMPLE
When reading the PORT register, all pins configured as
analog input channel will read as cleared (a low level).
MOV 0xFF00, W0; Configure PORTB<15:8>
; as inputs
Pins configured as digital inputs will not convert an ana-
log input. Analog levels on any pin that is defined as a
digital input (including the ANx pins), may cause the
input buffer to consume current that exceeds the
device specifications.
MOV W0, TRISBB; and PORTB<7:0> as outputs
NOP
; Delay 1 cycle
btssPORTB, #13; Next Instruction
DS70119D-page 54
Preliminary
2004 Microchip Technology Inc.
dsPIC30F6010
2004 Microchip Technology Inc.
Preliminary
DS70119D-page 55
dsPIC30F6010
8.3
Input Change Notification Module
The Input Change Notification module provides the
dsPIC30F devices the ability to generate interrupt
requests to the processor in response to a change-of-
state on selected input pins. This module is capable of
detecting input change-of-states even in Sleep mode,
when the clocks are disabled. There are 22 external
signals (CN0 through CN21) that may be selected
(enabled) for generating an interrupt request on a
change-of-state.
Please refer to the Pin Diagram on page 3 for CN pin
locations.
TABLE 8-2:
INPUT CHANGE NOTIFICATION REGISTER MAP (BITS 15-8)
SFR
Addr.
Bit 15
Bit 14
Bit 13
Bit 12
Bit 11
Bit 10
Bit 9
Bit 8
Reset State
Name
CNEN1
CNEN2
CNPU1
00C0
00C2
00C4
00C6
CN15IE
—
CN14IE
—
CN13IE
—
CN12IE
—
CN11IE
—
CN10IE
—
CN9IE
—
CN8IE
—
0000 0000 0000 0000
0000 0000 0000 0000
0000 0000 0000 0000
0000 0000 0000 0000
CN15PUE CN14PUE CN13PUE CN12PUE CN11PUE CN10PUE CN9PUE CN8PUE
CNPU2
Legend:
—
—
—
—
—
—
—
—
u= uninitialized bit
TABLE 8-3:
INPUT CHANGE NOTIFICATION REGISTER MAP (BITS 7-0)
SFR
Addr.
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Reset State
Name
CNEN1
CNEN2
CNPU1
00C0
00C2
00C4
00C6
CN7IE
—
CN6IE
—
CN5IE
CN4IE
CN3IE
CN2IE
CN1IE
CN0IE
CN16IE
CN0PUE
0000 0000 0000 0000
0000 0000 0000 0000
0000 0000 0000 0000
0000 0000 0000 0000
CN21IE
CN20IE
CN19IE
CN18IE
CN17IE
CN7PUE CN6PUE CN5PUE CN4PUE CN3PUE CN2PUE CN1PUE
CNPU2
Legend:
CN21PUE CN20PUE CN19PUE CN18PUE CN17PUE CN16PUE
—
—
u= uninitialized bit
DS70119D-page 56
Preliminary
2004 Microchip Technology Inc.
dsPIC30F6010
These operating modes are determined by setting the
appropriate bit(s) in the 16-bit SFR, T1CON. Figure 9-1
presents a block diagram of the 16-bit timer module.
9.0
TIMER1 MODULE
Note: This data sheet summarizes features of this group
of dsPIC30F devices and is not intended to be a complete
reference source. For more information on the CPU,
peripherals, register descriptions and general device
functionality, refer to the dsPIC30F Family Reference
Manual (DS70046).
16-bit Timer Mode: In the 16-bit Timer mode, the timer
increments on every instruction cycle up to a match
value, preloaded into the period register PR1, then
resets to 0 and continues to count.
This section describes the 16-bit General Purpose
(GP) Timer1 module and associated operational
modes.
When the CPU goes into the Idle mode, the timer will
stop incrementing, unless the TSIDL (T1CON<13>)
bit = 0. If TSIDL = 1, the timer module logic will resume
the incrementing sequence upon termination of the
CPU Idle mode.
Note:
Timer1 is a ‘Type A’ timer. Please refer to
the specifications for a Type A timer in
Section 24.0 Electrical Characteristics of
this document.
16-bit Synchronous Counter Mode: In the 16-bit
Synchronous Counter mode, the timer increments on
the rising edge of the applied external clock signal,
which is synchronized with the internal phase clocks.
The timer counts up to a match value preloaded in PR1,
then resets to 0 and continues.
The following sections provide a detailed description,
including setup and control registers along with associ-
ated block diagrams for the operational modes of the
timers.
When the CPU goes into the Idle mode, the timer will
stop incrementing, unless the respective TSIDL bit = 0.
If TSIDL = 1, the timer module logic will resume the
incrementing sequence upon termination of the CPU
Idle mode.
The Timer1 module is a 16-bit timer which can serve as
the time counter for the real-time clock, or operate as a
free running interval timer/counter. The 16-bit timer has
the following modes:
• 16-bit Timer
16-bit Asynchronous Counter Mode: In the 16-bit
Asynchronous Counter mode, the timer increments on
every rising edge of the applied external clock signal.
The timer counts up to a match value preloaded in PR1,
then resets to 0and continues.
• 16-bit Synchronous Counter
• 16-bit Asynchronous Counter
Further, the following operational characteristics are
supported:
When the timer is configured for the Asynchronous mode
of operation and the CPU goes into the Idle mode, the
timer will stop incrementing if TSIDL = 1.
• Timer gate operation
• Selectable prescaler settings
• Timer operation during CPU Idle and Sleep
modes
• Interrupt on 16-bit period register match or falling
edge of external gate signal
2004 Microchip Technology Inc.
Preliminary
DS70119D-page 57
dsPIC30F6010
FIGURE 9-1:
16-BIT TIMER1 MODULE BLOCK DIAGRAM (TYPE A TIMER)
PR1
Comparator x 16
TMR1
Equal
TSYNC
1
Sync
(3)
Reset
0
0
1
T1IF
Event Flag
Q
D
TGATE
Q
CK
TGATE
TCKPS<1:0>
2
TON
SOSCO/
1 X
T1CK
Gate
Sync
Prescaler
LPOSCEN
1, 8, 64, 256
0 1
SOSCI
TCY
0 0
9.1
Timer Gate Operation
9.3
Timer Operation During Sleep
Mode
The 16-bit timer can be placed in the Gated Time Accu-
mulation mode. This mode allows the internal TCY to
increment the respective timer when the gate input sig-
nal (T1CK pin) is asserted high. Control bit TGATE
(T1CON<6>) must be set to enable this mode. The
timer must be enabled (TON = 1) and the timer clock
source set to internal (TCS = 0).
During CPU Sleep mode, the timer will operate if:
• The timer module is enabled (TON = 1) and
• The timer clock source is selected as external
(TCS = 1) and
• The TSYNC bit (T1CON<2>) is asserted to a logic
0, which defines the external clock source as
asynchronous
When the CPU goes into the Idle mode, the timer will
stop incrementing, unless TSIDL = 0. If TSIDL = 1, the
timer will resume the incrementing sequence upon
termination of the CPU Idle mode.
When all three conditions are true, the timer will con-
tinue to count up to the period register and be reset to
0x0000.
9.2
Timer Prescaler
When a match between the timer and the period regis-
ter occurs, an interrupt can be generated, if the
respective Timer Interrupt Enable bit is asserted.
The input clock (FOSC/4 or external clock) to the 16-bit
Timer, has a prescale option of 1:1, 1:8, 1:64, and
1:256 selected by control bits TCKPS<1:0>
(T1CON<5:4>). The prescaler counter is cleared when
any of the following occurs:
• a write to the TMR1 register
• clearing of the TON bit (T1CON<15>)
• device Reset such as POR and BOR
However, if the timer is disabled (TON = 0), then the
timer prescaler cannot be reset since the prescaler
clock is halted.
TMR1 is not cleared when T1CON is written. It is
cleared by writing to the TMR1 register.
DS70119D-page 58
Preliminary
2004 Microchip Technology Inc.
dsPIC30F6010
9.5.1
RTC OSCILLATOR OPERATION
9.4
Timer Interrupt
When the TON = 1, TCS = 1and TGATE = 0, the timer
increments on the rising edge of the 32 kHz LP oscilla-
tor output signal, up to the value specified in the period
register, and is then reset to ‘0’.
The 16-bit timer has the ability to generate an interrupt
on period match. When the timer count matches the
period register, the T1IF bit is asserted and an interrupt
will be generated, if enabled. The T1IF bit must be
cleared in software. The timer interrupt flag T1IF is
located in the IFS0 control register in the Interrupt
Controller.
The TSYNC bit must be asserted to a logic ‘0’
(Asynchronous mode) for correct operation.
Enabling LPOSCEN (OSCCON<1>) will disable the
normal Timer and Counter modes and enable a timer
carry-out wake-up event.
When the Gated Time Accumulation mode is enabled,
an interrupt will also be generated on the falling edge of
the gate signal (at the end of the accumulation cycle).
When the CPU enters Sleep mode, the RTC will con-
tinue to operate, provided the 32 kHz external crystal
oscillator is active and the control bits have not been
changed. The TSIDL bit should be cleared to ‘0’ in
order for RTC to continue operation in Idle mode.
Enabling an interrupt is accomplished via the respec-
tive Timer Interrupt Enable bit, T1IE. The Timer Inter-
rupt Enable bit is located in the IEC0 control register in
the Interrupt Controller.
9.5.2
RTC INTERRUPTS
9.5
Real-Time Clock
When an interrupt event occurs, the respective inter-
rupt flag, T1IF, is asserted and an interrupt will be gen-
erated, if enabled. The T1IF bit must be cleared in
software. The respective Timer interrupt flag, T1IF, is
located in the IFS0 status register in the Interrupt
Controller.
Timer1, when operating in Real-Time Clock (RTC)
mode, provides time-of-day and event time stamping
capabilities. Key operational features of the RTC are:
• Operation from 32 kHz LP oscillator
• 8-bit prescaler
• Low power
Enabling an interrupt is accomplished via the respec-
tive Timer Interrupt Enable bit, T1IE. The Timer Inter-
rupt Enable bit is located in the IEC0 control register in
the Interrupt Controller.
• Real-Time Clock Interrupts
These Operating modes are determined by setting the
appropriate bit(s) in the T1CON Control register
FIGURE 9-2:
RECOMMENDED
COMPONENTS FOR
TIMER1 LP OSCILLATOR
RTC
C1
SOSCI
32.768 kHz
XTAL
dsPIC30FXXXX
SOSCO
C2
R
C1 = C2 = 18 pF; R = 100K
2004 Microchip Technology Inc.
Preliminary
DS70119D-page 59
dsPIC30F6010
DS70119D-page 60
Preliminary
2004 Microchip Technology Inc.
dsPIC30F6010
For 32-bit timer/counter operation, Timer2 is the LS
Word and Timer3 is the MS Word of the 32-bit timer.
10.0 TIMER2/3 MODULE
Note: This data sheet summarizes features of this group
of dsPIC30F devices and is not intended to be a complete
reference source. For more information on the CPU,
peripherals, register descriptions and general device
functionality, refer to the dsPIC30F Family Reference
Manual (DS70046).
Note:
For 32-bit timer operation, T3CON control
bits are ignored. Only T2CON control bits
are used for setup and control. Timer 2
clock and gate inputs are utilized for the
32-bit timer module, but an interrupt is
generated with the Timer3 interrupt flag
(T3IF) and the interrupt is enabled with the
Timer3 Interrupt Enable bit (T3IE).
This section describes the 32-bit General Purpose
(GP) Timer module (Timer2/3) and associated opera-
tional modes. Figure 10-1 depicts the simplified block
diagram of the 32-bit Timer2/3 module. Figure 10-2
and Figure 10-3 show Timer2/3 configured as two
independent 16-bit timers; Timer2 and Timer3,
respectively.
16-bit Mode: In the 16-bit mode, Timer2 and Timer3
can be configured as two independent 16-bit timers.
Each timer can be set up in either 16-bit Timer mode or
16-bit Synchronous Counter mode. See Section 9.0,
Timer1 Module, for details on these two operating
modes.
Note:
Timer2 is a ‘Type B’ timer and Timer3 is a
‘Type C’ timer. Please refer to the appro-
priate timer type in Section 24.0 Electrical
Characteristics of this document.
The only functional difference between Timer2 and
Timer3 is that Timer2 provides synchronization of the
clock prescaler output. This is useful for high frequency
external clock inputs.
The Timer2/3 module is a 32-bit timer, which can be
configured as two 16-bit timers, with selectable operat-
ing modes. These timers are utilized by other
peripheral modules such as:
32-bit Timer Mode: In the 32-bit Timer mode, the timer
increments on every instruction cycle up to a match
value, preloaded into the combined 32-bit period regis-
ter PR3/PR2, then resets to 0 and continues to count.
• Input Capture
• Output Compare/Simple PWM
For synchronous 32-bit reads of the Timer2/Timer3
pair, reading the LS word (TMR2 register) will cause
the MS word to be read and latched into a 16-bit
holding register, termed TMR3HLD.
The following sections provide a detailed description,
including setup and control registers, along with asso-
ciated block diagrams for the operational modes of the
timers.
For synchronous 32-bit writes, the holding register
(TMR3HLD) must first be written to. When followed by
a write to the TMR2 register, the contents of TMR3HLD
will be transferred and latched into the MSB of the
32-bit timer (TMR3).
The 32-bit timer has the following modes:
• Two independent 16-bit timers (Timer2 and
Timer3) with all 16-bit operating modes (except
Asynchronous Counter mode)
• Single 32-bit Timer operation
32-bit Synchronous Counter Mode: In the 32-bit
Synchronous Counter mode, the timer increments on
the rising edge of the applied external clock signal,
which is synchronized with the internal phase clocks.
The timer counts up to a match value preloaded in the
combined 32-bit period register PR3/PR2, then resets
to ‘0’ and continues.
• Single 32-bit Synchronous Counter
Further, the following operational characteristics are
supported:
• ADC Event Trigger
• Timer Gate Operation
• Selectable Prescaler Settings
• Timer Operation during Idle and Sleep modes
• Interrupt on a 32-bit Period Register Match
When the timer is configured for the Synchronous
Counter mode of operation and the CPU goes into the
Idle mode, the timer will stop incrementing, unless the
TSIDL (T2CON<13>) bit = 0. If TSIDL = 1, the timer
module logic will resume the incrementing sequence
upon termination of the CPU Idle mode.
These operating modes are determined by setting the
appropriate bit(s) in the 16-bit T2CON and T3CON
SFRs.
2004 Microchip Technology Inc.
Preliminary
DS70119D-page 61
dsPIC30F6010
FIGURE 10-1:
32-BIT TIMER2/3 BLOCK DIAGRAM
Data Bus<15:0>
TMR3HLD
16
16
Write TMR2
Read TMR2
16
Reset
TMR3
TMR2
LSB
Sync
MSB
ADC Event Trigger
Comparator x 32
Equal
PR3
PR2
0
1
T3IF
Event Flag
Q
Q
D
TGATE(T2CON<6>)
CK
TGATE
(T2CON<6>)
TCKPS<1:0>
2
TON
T2CK
1 X
Prescaler
Gate
Sync
1, 8, 64, 256
0 1
0 0
TCY
Note:
Timer Configuration bit T32, T2CON(<3>) must be set to 1 for a 32-bit timer/counter operation. All control
bits are respective to the T2CON register.
DS70119D-page 62
Preliminary
2004 Microchip Technology Inc.
dsPIC30F6010
FIGURE 10-2:
16-BIT TIMER2 BLOCK DIAGRAM (TYPE B TIMER)
PR2
Comparator x 16
TMR2
Equal
Sync
Reset
0
1
T2IF
Event Flag
Q
Q
D
TGATE
CK
TGATE
TCKPS<1:0>
2
TON
T2CK
1 X
0 1
0 0
Prescaler
Gate
Sync
1, 8, 64, 256
TCY
FIGURE 10-3:
16-BIT TIMER3 BLOCK DIAGRAM (TYPE C TIMER)
PR3
ADC Event Trigger
Equal
Comparator x 16
TMR3
Reset
0
1
T3IF
Event Flag
Q
Q
D
TGATE
CK
TGATE
TCKPS<1:0>
2
TON
T3CK
Sync
1 X
0 1
0 0
Prescaler
1, 8, 64, 256
TCY
2004 Microchip Technology Inc.
Preliminary
DS70119D-page 63
dsPIC30F6010
10.1 Timer Gate Operation
10.4 Timer Operation During Sleep
Mode
The 32-bit timer can be placed in the Gated Time Accu-
mulation mode. This mode allows the internal TCY to
increment the respective timer when the gate input sig-
nal (T2CK pin) is asserted high. Control bit TGATE
(T2CON<6>) must be set to enable this mode. When in
this mode, Timer2 is the originating clock source. The
TGATE setting is ignored for Timer3. The timer must be
enabled (TON = 1) and the timer clock source set to
internal (TCS = 0).
During CPU Sleep mode, the timer will not operate,
because the internal clocks are disabled.
10.5 Timer Interrupt
The 32-bit timer module can generate an interrupt on
period match, or on the falling edge of the external gate
signal. When the 32-bit timer count matches the
respective 32-bit period register, or the falling edge of
the external “gate” signal is detected, the T3IF bit
(IFS0<7>) is asserted and an interrupt will be gener-
ated if enabled. In this mode, the T3IF interrupt flag is
used as the source of the interrupt. The T3IF bit must
be cleared in software.
The falling edge of the external signal terminates the
count operation, but does not reset the timer. The user
must reset the timer in order to start counting from zero.
10.2 ADC Event Trigger
When a match occurs between the 32-bit timer (TMR3/
TMR2) and the 32-bit combined period register (PR3/
PR2), a special ADC trigger event signal is generated
by Timer3.
Enabling an interrupt is accomplished via the
respective Timer Interrupt Enable bit, T3IE (IEC0<7>).
10.3 Timer Prescaler
The input clock (FOSC/4 or external clock) to the timer
has a prescale option of 1:1, 1:8, 1:64, and 1:256
selected by control bits TCKPS<1:0> (T2CON<5:4>
and T3CON<5:4>). For the 32-bit timer operation, the
originating clock source is Timer2. The prescaler oper-
ation for Timer3 is not applicable in this mode. The
prescaler counter is cleared when any of the following
occurs:
• a write to the TMR2/TMR3 register
• clearing either of the TON (T2CON<15> or
T3CON<15>) bits to ‘0’
• device Reset such as POR and BOR
However, if the timer is disabled (TON = 0), then the
Timer 2 prescaler cannot be reset, since the prescaler
clock is halted.
TMR2/TMR3 is not cleared when T2CON/T3CON is
written.
DS70119D-page 64
Preliminary
2004 Microchip Technology Inc.
dsPIC30F6010
2004 Microchip Technology Inc.
Preliminary
DS70119D-page 65
dsPIC30F6010
NOTES:
DS70119D-page 66
Preliminary
2004 Microchip Technology Inc.
dsPIC30F6010
The Timer4/5 module is similar in operation to the
Timer 2/3 module. However, there are some
differences, which are listed below:
11.0 TIMER4/5 MODULE
Note: This data sheet summarizes features of this group
of dsPIC30F devices and is not intended to be a complete
reference source. For more information on the CPU,
peripherals, register descriptions and general device
functionality, refer to the dsPIC30F Family Reference
Manual (DS70046).
• The Timer4/5 module does not support the ADC
Event Trigger feature
• Timer4/5 can not be utilized by other peripheral
modules such as Input Capture and Output Compare
This section describes the second 32-bit General
Purpose (GP) Timer module (Timer4/5) and associated
operational modes. Figure 11-1 depicts the simplified
block diagram of the 32-bit Timer4/5 Module.
Figure 11-2 and Figure 11-3 show Timer4/5 configured
as two independent 16-bit timers, Timer4 and Timer5,
respectively.
The operating modes of the Timer4/5 module are
determined by setting the appropriate bit(s) in the 16-bit
T4CON and T5CON SFRs.
For 32-bit timer/counter operation, Timer4 is the LS
Word and Timer5 is the MS Word of the 32-bit timer.
Note:
For 32-bit timer operation, T5CON control
bits are ignored. Only T4CON control bits
are used for setup and control. Timer4
clock and gate inputs are utilized for the
32-bit timer module, but an interrupt is
generated with the Timer5 interrupt flag
(T5IF) and the interrupt is enabled with the
Timer5 Interrupt Enable bit (T5IE).
Note:
Timer4 is a ‘Type B’ timer and Timer5 is a
‘Type C’ timer. Please refer to the appro-
priate timer type in Section 24.0 Electrical
Characteristics of this document.
FIGURE 11-1:
32-BIT TIMER4/5 BLOCK DIAGRAM
Data Bus<15:0>
TMR5HLD
16
16
Write TMR4
Read TMR4
16
Reset
TMR5
MSB
TMR4
Sync
LSB
Comparator x 32
Equal
PR5
PR4
0
1
T5IF
Event Flag
Q
Q
D
TGATE(T4CON<6>)
CK
TGATE
(T4CON<6>)
TCKPS<1:0>
TON
2
T4CK
1 X
0 1
0 0
Prescaler
Gate
Sync
1, 8, 64, 256
TCY
Note:
Timer Configuration bit T32, T4CON(<3>) must be set to ‘1’ for a 32-bit timer/counter operation. All
control bits are respective to the T4CON register.
2004 Microchip Technology Inc.
Preliminary
DS70119D-page 67
dsPIC30F6010
FIGURE 11-2:
16-BIT TIMER4 BLOCK DIAGRAM (TYPE B TIMER)
PR4
Comparator x 16
TMR4
Equal
Sync
Reset
0
1
T4IF
Event Flag
Q
D
TGATE
Q
CK
TGATE
TCKPS<1:0>
2
TON
T4CK
1 X
Prescaler
Gate
Sync
1, 8, 64, 256
0 1
TCY
0 0
FIGURE 11-3:
16-BIT TIMER5 BLOCK DIAGRAM (TYPE C TIMER)
PR5
Equal
ADC Event Trigger
Comparator x 16
TMR5
Reset
0
1
T5IF
Event Flag
Q
D
TGATE
Q
CK
TGATE
TCKPS<1:0>
TON
2
Sync
1 X
T5CK
Prescaler
1, 8, 64, 256
0 1
TCY
0 0
DS70119D-page 68
Preliminary
2004 Microchip Technology Inc.
dsPIC30F6010
2004 Microchip Technology Inc.
Preliminary
DS70119D-page 69
dsPIC30F6010
NOTES:
DS70119D-page 70
Preliminary
2004 Microchip Technology Inc.
dsPIC30F6010
12.1 Simple Capture Event Mode
12.0 INPUT CAPTURE MODULE
The simple capture events in the dsPIC30F product
family are:
Note: This data sheet summarizes features of this group
of dsPIC30F devices and is not intended to be a complete
reference source. For more information on the CPU,
peripherals, register descriptions and general device
functionality, refer to the dsPIC30F Family Reference
Manual (DS70046).
• Capture every falling edge
• Capture every rising edge
• Capture every 4th rising edge
• Capture every 16th rising edge
• Capture every rising and falling edge
This section describes the Input Capture module and
associated operational modes. The features provided
by this module are useful in applications requiring
Frequency (Period) and Pulse measurement.
Figure 12-1 depicts a block diagram of the Input
Capture module. Input capture is useful for such modes
as:
These simple Input Capture modes are configured by
setting the appropriate bits ICM<2:0> (ICxCON<2:0>).
12.1.1
CAPTURE PRESCALER
There are four input capture prescaler settings, speci-
fied by bits ICM<2:0> (ICxCON<2:0>). Whenever the
capture channel is turned off, the prescaler counter will
be cleared. In addition, any Reset will clear the
prescaler counter.
• Frequency/Period/Pulse Measurements
• Additional sources of External Interrupts
The key operational features of the Input Capture
module are:
• Simple Capture Event mode
• Timer2 and Timer3 mode selection
• Interrupt on input capture event
These operating modes are determined by setting the
appropriate bits in the ICxCON register (where x =
1,2,...,N). The dsPIC30F6010 device has 8 capture
channels.
FIGURE 12-1:
INPUT CAPTURE MODE BLOCK DIAGRAM
T3_CNT
T2_CNT
From GP Timer Module
16
16
ICx
Pin
ICTMR
1
0
Edge
Detection
Logic
FIFO
R/W
Prescaler
1, 4, 16
Clock
Synchronizer
Logic
3
ICM<2:0>
Mode Select
ICxBUF
ICBNE, ICOV
ICI<1:0>
Interrupt
Logic
ICxCON
Data Bus
Set Flag
ICxIF
Note:
Where ‘x’ is shown, reference is made to the registers or bits associated to the respective input
capture channels 1 through N.
2004 Microchip Technology Inc.
Preliminary
DS70119D-page 71
dsPIC30F6010
12.1.2
CAPTURE BUFFER OPERATION
12.2 Input Capture Operation During
Sleep and Idle Modes
Each capture channel has an associated FIFO buffer,
which is four 16-bit words deep. There are two status
flags, which provide status on the FIFO buffer:
An input capture event will generate a device wake-up
or interrupt, if enabled, if the device is in CPU Idle or
Sleep mode.
• ICBFNE - Input Capture Buffer Not Empty
• ICOV - Input Capture Overflow
Independent of the timer being enabled, the input
capture module will wake-up from the CPU Sleep or
Idle mode when a capture event occurs, if ICM<2:0> =
111and the Interrupt Enable bit is asserted. The same
wake-up can generate an interrupt, if the conditions for
processing the interrupt have been satisfied. The
wake-up feature is useful as a method of adding extra
external pin interrupts.
The ICBFNE will be set on the first input capture event
and remain set until all capture events have been read
from the FIFO. As each word is read from the FIFO, the
remaining words are advanced by one position within
the buffer.
In the event that the FIFO is full with four capture
events and a fifth capture event occurs prior to a read
of the FIFO, an overflow condition will occur and the
ICOV bit will be set to a logic ‘1’. The fifth capture event
is lost and is not stored in the FIFO. No additional
events will be captured till all four events have been
read from the buffer.
12.2.1
INPUT CAPTURE IN CPU SLEEP
MODE
CPU Sleep mode allows input capture module opera-
tion with reduced functionality. In the CPU Sleep
mode, the ICI<1:0> bits are not applicable, and the
input capture module can only function as an external
interrupt source.
If a FIFO read is performed after the last read and no
new capture event has been received, the read will
yield indeterminate results.
The capture module must be configured for interrupt
only on the rising edge (ICM<2:0> = 111), in order for
the input capture module to be used while the device
is in Sleep mode. The prescale settings of 4:1 or 16:1
are not applicable in this mode.
12.1.3
TIMER2 AND TIMER3 SELECTION
MODE
Each capture channel can select between one of two
timers for the time base, Timer2 or Timer3.
Selection of the timer resource is accomplished
through SFR bit ICTMR (ICxCON<7>). Timer3 is the
default timer resource available for the input capture
module.
12.2.2
INPUT CAPTURE IN CPU IDLE
MODE
CPU Idle mode allows input capture module operation
with full functionality. In the CPU Idle mode, the Inter-
rupt mode selected by the ICI<1:0> bits are applicable,
as well as the 4:1 and 16:1 capture prescale settings,
which are defined by control bits ICM<2:0>. This mode
requires the selected timer to be enabled. Moreover, the
ICSIDL bit must be asserted to a logic ‘0’.
12.1.4
HALL SENSOR MODE
When the input capture module is set for capture on
every edge, rising and falling, ICM<2:0> = 001, the fol-
lowing operations are performed by the input capture
logic:
If the input capture module is defined as ICM<2:0> =
111in CPU Idle mode, the input capture pin will serve
only as an external interrupt pin.
• The input capture interrupt flag is set on every
edge, rising and falling.
• The interrupt on Capture mode setting bits,
ICI<1:0>, is ignored, since every capture
generates an interrupt.
12.3 Input Capture Interrupts
The input capture channels have the ability to generate
an interrupt, based upon the selected number of cap-
ture events. The selection number is set by control bits
ICI<1:0> (ICxCON<6:5>).
• A capture overflow condition is not generated in
this mode.
Each channel provides an interrupt flag (ICxIF) bit. The
respective capture channel interrupt flag is located in
the corresponding IFSx Status register.
Enabling an interrupt is accomplished via the respec-
tive capture channel interrupt enable (ICxIE) bit. The
Capture Interrupt Enable bit is located in the
corresponding IEC Control register.
DS70119D-page 72
Preliminary
2004 Microchip Technology Inc.
dsPIC30F6010
2004 Microchip Technology Inc.
Preliminary
DS70119D-page 73
dsPIC30F6010
NOTES:
DS70119D-page 74
Preliminary
2004 Microchip Technology Inc.
dsPIC30F6010
The key operational features of the Output Compare
module include:
13.0 OUTPUT COMPARE MODULE
Note: This data sheet summarizes features of this group
of dsPIC30F devices and is not intended to be a complete
reference source. For more information on the CPU,
peripherals, register descriptions and general device
functionality, refer to the dsPIC30F Family Reference
Manual (DS70046).
• Timer2 and Timer3 Selection mode
• Simple Output Compare Match mode
• Dual Output Compare Match mode
• Simple PWM mode
• Output Compare during Sleep and Idle modes
• Interrupt on Output Compare/PWM Event
This section describes the Output Compare module
and associated operational modes. The features pro-
vided by this module are useful in applications requiring
operational modes such as:
These operating modes are determined by setting the
appropriate bits in the 16-bit OCxCON SFR (where x =
1,2,3,...,N). The dsPIC30F6010 device has 8 compare
channels.
• Generation of Variable Width Output Pulses
• Power Factor Correction
OCxRS and OCxR in the figure represent the Dual
Compare registers. In the Dual Compare mode, the
OCxR register is used for the first compare and OCxRS
is used for the second compare.
Figure 13-1 depicts a block diagram of the Output
Compare module.
FIGURE 13-1:
OUTPUT COMPARE MODE BLOCK DIAGRAM
Set Flag bit
OCxIF
OCxRS
Output
S
Q
OCxR
OCx
Logic
R
Output Enable
3
OCM<2:0>
Mode Select
OCFA
Comparator
(for x = 1, 2, 3 or 4)
OCTSEL
1
1
or OCFB
0
0
(for x = 5, 6, 7 or 8)
From GP Timer Module
T3P3_MATCH
TMR3<15:0> T2P2_MATCH
TMR2<15:0
Note:
Where ‘x’ is shown, reference is made to the registers associated with the respective output compare
channels 1 through N.
2004 Microchip Technology Inc.
Preliminary
DS70119D-page 75
dsPIC30F6010
13.3.2
CONTINUOUS PULSE MODE
13.1 Timer2 and Timer3 Selection Mode
For the user to configure the module for the generation
of a continuous stream of output pulses, the following
steps are required:
Each output compare channel can select between one
of two 16-bit timers; Timer2 or Timer3.
The selection of the timers is controlled by the OCTSEL
bit (OCxCON<3>). Timer2 is the default timer resource
for the Output Compare module.
• Determine instruction cycle time TCY.
• Calculate desired pulse value based on TCY.
• Calculate timer to start pulse width from timer start
value of 0x0000.
13.2 Simple Output Compare Match
Mode
• Write pulse width start and stop times into OCxR
and OCxRS (x denotes channel 1, 2, ...,N)
compare registers, respectively.
When control bits OCM<2:0> (OCxCON<2:0>) = 001,
010 or 011, the selected output compare channel is
configured for one of three simple output compare
match modes:
• Set timer period register to value equal to, or
greater than, value in OCxRS compare register.
• Set OCM<2:0> = 101.
• Compare forces I/O pin low
• Compare forces I/O pin high
• Compare toggles I/O pin
• Enable timer, TON (TxCON<15>) = 1.
13.4 Simple PWM Mode
The OCxR register is used in these modes. The OCxR
register is loaded with a value and is compared to the
selected incrementing timer count. When a compare
occurs, one of these compare match modes occurs. If
the counter resets to zero before reaching the value in
OCxR, the state of the OCx pin remains unchanged.
When control bits OCM<2:0> (OCxCON<2:0>) = 110
or 111, the selected output compare channel is config-
ured for the PWM mode of operation. When configured
for the PWM mode of operation, OCxR is the Main latch
(read only) and OCxRS is the Secondary latch. This
enables glitchless PWM transitions.
The user must perform the following steps in order to
configure the output compare module for PWM
operation:
13.3 Dual Output Compare Match Mode
When control bits OCM<2:0> (OCxCON<2:0>) = 100
or 101, the selected output compare channel is config-
ured for one of two dual output compare modes, which
are:
1. Set the PWM period by writing to the appropriate
period register.
2. Set the PWM duty cycle by writing to the OCxRS
register.
• Single Output Pulse mode
• Continuous Output Pulse mode
3. Configure the output compare module for PWM
operation.
13.3.1
SINGLE PULSE MODE
4. Set the TMRx prescale value and enable the
For the user to configure the module for the generation
of a single output pulse, the following steps are
required (assuming timer is off):
Timer, TON (TxCON<15>) = 1.
13.4.1
INPUT PIN FAULT PROTECTION
FOR PWM
• Determine instruction cycle time TCY.
• Calculate desired pulse width value based on TCY.
When control bits OCM<2:0> (OCxCON<2:0>) = 111,
the selected output compare channel is again config-
ured for the PWM mode of operation, with the addi-
tional feature of input fault protection. While in this
mode, if a logic 0 is detected on the OCFA/B pin, the
respective PWM output pin is placed in the high imped-
ance input state. The OCFLT bit (OCxCON<4>) indi-
cates whether a FAULT condition has occurred. This
state will be maintained until both of the following
events have occurred:
• Calculate time to start pulse from timer start value
of 0x0000.
• Write pulse width start and stop times into OCxR
and OCxRS compare registers (x denotes
channel 1, 2, ...,N).
• Set timer period register to value equal to, or
greater than, value in OCxRS compare register.
• Set OCM<2:0> = 100.
• Enable timer, TON (TxCON<15>) = 1.
• The external FAULT condition has been removed.
To initiate another single pulse, issue another write to
• The PWM mode has been re-enabled by writing
to the appropriate control bits.
set OCM<2:0> = 100.
DS70119D-page 76
Preliminary
2004 Microchip Technology Inc.
dsPIC30F6010
When the selected TMRx is equal to its respective
period register, PRx, the following four events occur on
the next increment cycle:
13.4.2
PWM PERIOD
The PWM period is specified by writing to the PRx reg-
ister. The PWM period can be calculated using
Equation 13-1.
• TMRx is cleared.
• The OCx pin is set.
EQUATION 13-1: PWM PERIOD
- Exception 1: If PWM duty cycle is 0x0000,
the OCx pin will remain low.
PWM period = [(PRx) + 1] • 4 • TOSC •
(TMRx prescale value)
- Exception 2: If duty cycle is greater than PRx,
the pin will remain high.
• The PWM duty cycle is latched from OCxRS into
OCxR.
PWM frequency is defined as 1 / [PWM period].
• The corresponding timer interrupt flag is set.
See Figure 13-1 for key PWM period comparisons.
Timer3 is referred to in the figure for clarity.
FIGURE 13-1:
PWM OUTPUT TIMING
Period
Duty Cycle
TMR3 = PR3
TMR3 = PR3
T3IF = 1
(Interrupt Flag)
T3IF = 1
(Interrupt Flag)
OCxR = OCxRS
OCxR = OCxRS
TMR3 = Duty Cycle (OCxR)
TMR3 = Duty Cycle (OCxR)
13.5 Output Compare Operation During
CPU Sleep Mode
13.7 Output Compare Interrupts
The output compare channels have the ability to gener-
ate an interrupt on a compare match, for whichever
match mode has been selected.
When the CPU enters the Sleep mode, all internal
clocks are stopped. Therefore, when the CPU enters
the Sleep state, the output compare channel will drive
the pin to the active state that was observed prior to
entering the CPU Sleep state.
For all modes except the PWM mode, when a compare
event occurs, the respective interrupt flag (OCxIF) is
asserted and an interrupt will be generated, if enabled.
The OCxIF bit is located in the corresponding IFS
Status register, and must be cleared in software. The
interrupt is enabled via the respective compare inter-
rupt enable (OCxIE) bit, located in the corresponding
IEC Control register.
For example, if the pin was high when the CPU
entered the Sleep state, the pin will remain high. Like-
wise, if the pin was low when the CPU entered the
Sleep state, the pin will remain low. In either case, the
output compare module will resume operation when
the device wakes up.
For the PWM mode, when an event occurs, the respec-
tive timer interrupt flag (T2IF or T3IF) is asserted and
an interrupt will be generated, if enabled. The IF bit is
located in the IFS0 Status register, and must be cleared
in software. The interrupt is enabled via the respective
Timer Interrupt Enable bit (T2IE or T3IE), located in the
IEC0 Control register. The output compare interrupt
flag is never set during the PWM mode of operation.
13.6 Output Compare Operation During
CPU Idle Mode
When the CPU enters the Idle mode, the output
compare module can operate with full functionality.
The output compare channel will operate during the
CPU Idle mode if the OCSIDL bit (OCxCON<13>) is at
logic 0and the selected time base (Timer2 or Timer3)
is enabled and the TSIDL bit of the selected timer is
set to logic 0.
2004 Microchip Technology Inc.
Preliminary
DS70119D-page 77
dsPIC30F6010
DS70119D-page 78
Preliminary
2004 Microchip Technology Inc.
dsPIC30F6010
The operational features of the QEI include:
14.0 QUADRATURE ENCODER
INTERFACE (QEI) MODULE
• Three input channels for two phase signals and
index pulse
Note: This data sheet summarizes features of this group
of dsPIC30F devices and is not intended to be a complete
reference source. For more information on the CPU,
peripherals, register descriptions and general device
functionality, refer to the dsPIC30F Family Reference
Manual (DS70046).
• 16-bit up/down position counter
• Count direction status
• Position Measurement (x2 and x4) mode
• Programmable digital noise filters on inputs
• Alternate 16-bit Timer/Counter mode
• Quadrature Encoder Interface interrupts
This section describes the Quadrature Encoder Inter-
face (QEI) module and associated operational modes.
The QEI module provides the interface to incremental
encoders for obtaining mechanical position data.
These operating modes are determined by setting the
appropriate bits QEIM<2:0> (QEICON<10:8>).
Figure 14-1 depicts the Quadrature Encoder Interface
block diagram.
FIGURE 14-1:
QUADRATURE ENCODER INTERFACE BLOCK DIAGRAM
TQCKPS<1:0>
2
Sleep Input
TQCS
TCY
0
1
Synchronize
Det
Prescaler
1, 8, 64, 256
1
0
QEIM<2:0>
QEIIF
D
Q
Q
Event
Flag
TQGATE
CK
16-bit Up/Down Counter
(POSCNT)
2
Programmable
Digital Filter
QEA
Reset
Quadrature
Encoder
Interface Logic
UPDN_SRC
Comparator/
Zero Detect
Equal
QEICON<11>
0
3
QEIM<2:0>
Mode Select
1
Max Count Register
(MAXCNT)
Programmable
Digital Filter
QEB
Programmable
Digital Filter
INDX
3
PCDOUT
Existing Pin Logic
0
UPDN
Up/Down
1
2004 Microchip Technology Inc.
Preliminary
DS70119D-page 79
dsPIC30F6010
If the POSRES bit is set to ‘1’, then the position counter
is reset when the index pulse is detected. If the
POSRES bit is set to ‘0’, then the position counter is not
reset when the index pulse is detected. The position
counter will continue counting up or down, and will be
reset on the rollover or underflow condition.
14.1 Quadrature Encoder Interface
Logic
A typical incremental (a.k.a. optical) encoder has three
outputs: Phase A, Phase B, and an index pulse. These
signals are useful and often required in position and
speed control of ACIM and SR motors.
The interrupt is still generated on the detection of the
index pulse and not on the position counter overflow/
underflow.
The two channels, Phase A (QEA) and Phase B (QEB),
have a unique relationship. If Phase A leads Phase B,
then the direction (of the motor) is deemed positive or
forward. If Phase A lags Phase B, then the direction (of
the motor) is deemed negative or reverse.
14.2.3
COUNT DIRECTION STATUS
As mentioned in the previous section, the QEI logic
generates an UPDN signal, based upon the relation-
ship between Phase A and Phase B. In addition to the
output pin, the state of this internal UPDN signal is sup-
plied to a SFR bit UPDN (QEICON<11>) as a read only
bit. To place the state of this signal on an I/O pin, the
SFR bit PCDOUT (QEICON<6>) must be 1.
A third channel, termed index pulse, occurs once per
revolution and is used as a reference to establish an
absolute position. The index pulse coincides with
Phase A and Phase B, both low.
14.2 16-bit Up/Down Position Counter
Mode
14.3 Position Measurement Mode
The 16-bit Up/Down Counter counts up or down on
every count pulse, which is generated by the difference
of the Phase A and Phase B input signals. The counter
acts as an integrator, whose count value is proportional
to position. The direction of the count is determined by
the UPDN signal, which is generated by the
Quadrature Encoder Interface Logic.
There are two measurement modes which are sup-
ported and are termed x2 and x4. These modes are
selected by the QEIM<2:0> mode select bits located in
SFR QEICON<10:8>.
When control bits QEIM<2:0> = 100 or 101, the x2
Measurement mode is selected and the QEI logic only
looks at the Phase A input for the position counter
increment rate. Every rising and falling edge of the
Phase A signal causes the position counter to be incre-
mented or decremented. The Phase B signal is still
utilized for the determination of the counter direction,
just as in the x4 mode.
14.2.1
POSITION COUNTER ERROR
CHECKING
Position count error checking in the QEI is provided for
and indicated by the CNTERR bit (QEICON<15>). The
error checking only applies when the position counter
is configured for Reset on the Index Pulse modes
(QEIM<2:0> = ‘110’ or ‘100’). In these modes, the
contents of the POSCNT register is compared with the
values (0xFFFF or MAXCNT+1, depending on direc-
tion). If these values are detected, an error condition is
generated by setting the CNTERR bit and a QEI count
error interrupt is generated. The QEI count error
interrupt can be disabled by setting the CEID bit
(DFLTCON<8>). The position counter continues to
count encoder edges after an error has been detected.
The POSCNT register continues to count up/down until
a natural rollover/underflow. No interrupt is generated
for the natural rollover/underflow event. The CNTERR
bit is a Read/Write bit and reset in software by the user.
Within the x2 Measurement mode, there are two
variations of how the position counter is reset:
1. Position counter reset by detection of index
pulse, QEIM<2:0> = 100.
2. Position counter reset by match with MAXCNT,
QEIM<2:0> = 101.
When control bits QEIM<2:0> = 110 or 111, the x4
Measurement mode is selected and the QEI logic looks
at both edges of the Phase A and Phase B input sig-
nals. Every edge of both signals causes the position
counter to increment or decrement.
Within the x4 Measurement mode, there are two
variations of how the position counter is reset:
1. Position counter reset by detection of index
14.2.2
POSITION COUNTER RESET
pulse, QEIM<2:0> = 110.
The Position Counter Reset Enable bit, POSRES
(QEI<2>) controls whether the position counter is reset
when the index pulse is detected. This bit is only
applicable when QEIM<2:0> = ‘100’ or ‘110’.
2. Position counter reset by match with MAXCNT,
QEIM<2:0> = 111.
The x4 Measurement mode provides for finer resolu-
tion data (more position counts) for determining motor
position.
DS70119D-page 80
Preliminary
2004 Microchip Technology Inc.
dsPIC30F6010
In addition, control bit UPDN_SRC (QEICON<0>)
determines whether the timer count direction state is
based on the logic state, written into the UPDN Control/
Status bit (QEICON<11>), or the QEB pin state. When
UPDN_SRC = 1, the timer count direction is controlled
from the QEB pin. Likewise, when UPDN_SRC = 0, the
timer count direction is controlled by the UPDN bit.
14.4 Programmable Digital Noise
Filters
The digital noise filter section is responsible for reject-
ing noise on the incoming capture or quadrature sig-
nals. Schmitt Trigger inputs and a three-clock cycle
delay filter combine to reject low level noise and large,
short duration noise spikes that typically occur in noise
prone applications, such as a motor system.
Note:
This Timer does not support the External
Asynchronous Counter mode of operation.
If using an external clock source, the clock
will automatically be synchronized to the
internal instruction cycle.
The filter ensures that the filtered output signal is not
permitted to change until a stable value has been
registered for three consecutive clock cycles.
For the QEA, QEB and INDX pins, the clock divide fre-
quency for the digital filter is programmed by bits
QECK<2:0> (DFLTCON<6:4>) and are derived from
the base instruction cycle TCY.
14.6 QEI Module Operation During CPU
Sleep Mode
14.6.1
QEI OPERATION DURING CPU
SLEEP MODE
To enable the filter output for channels QEA, QEB and
INDX, the QEOUT bit must be ‘1’. The filter network for
all channels is disabled on POR and BOR.
The QEI module will be halted during the CPU Sleep
mode.
14.5 Alternate 16-bit Timer/Counter
14.6.2
TIMER OPERATION DURING CPU
SLEEP MODE
When the QEI module is not configured for the QEI
mode QEIM<2:0> = 001, the module can be configured
as a simple 16-bit timer/counter. The setup and control
of the auxiliary timer is accomplished through the
QEICON SFR register. This timer functions identically
to Timer1. The QEA pin is used as the timer clock input.
During CPU Sleep mode, the timer will not operate,
because the internal clocks are disabled.
14.7 QEI Module Operation During CPU
Idle Mode
When configured as a timer, the POSCNT register
serves as the Timer Count Register and the MAXCNT
register serves as the Period Register. When a timer/
period register match occur, the QEI interrupt flag will
be asserted.
Since the QEI module can function as a quadrature
encoder interface, or as a 16-bit timer, the following
section describes operation of the module in both
modes.
The only exception between the general purpose tim-
ers and this timer is the added feature of external Up/
Down input select. When the UPDN pin is asserted
high, the timer will increment up. When the UPDN pin
is asserted low, the timer will be decremented.
14.7.1
QEI OPERATION DURING CPU IDLE
MODE
When the CPU is placed in the Idle mode, the QEI
module will operate if the QEISIDL bit (QEICON<13>)
= 0. This bit defaults to a logic ‘0’ upon executing POR
and BOR. For halting the QEI module during the CPU
Idle mode, QEISIDL should be set to ‘1’.
Note:
Changing the operational mode (i.e., from
QEI to Timer or vice versa), will not affect
the Timer/Position Count Register con-
tents.
The UPDN Control/Status bit (QEICON<11>) can be
used to select the count direction state of the Timer
register. When UPDN = 1, the timer will count up. When
UPDN = 0, the timer will count down.
2004 Microchip Technology Inc.
Preliminary
DS70119D-page 81
dsPIC30F6010
14.7.2
TIMER OPERATION DURING CPU
IDLE MODE
14.8 Quadrature Encoder Interface
Interrupts
When the CPU is placed in the Idle mode and the QEI
module is configured in the 16-bit Timer mode, the
16-bit timer will operate if the QEISIDL bit
(QEICON<13>) = 0. This bit defaults to a logic ‘0’ upon
executing POR and BOR. For halting the timer module
during the CPU Idle mode, QEISIDL should be set
to ‘1’.
The quadrature encoder interface has the ability to
generate an interrupt on occurrence of the following
events:
• Interrupt on 16-bit up/down position counter
rollover/underflow
• Detection of qualified index pulse, or if CNTERR
bit is set
If the QEISIDL bit is cleared, the timer will function
normally, as if the CPU Idle mode had not been
entered.
• Timer period match event (overflow/underflow)
• Gate accumulation event
The QEI Interrupt Flag bit, QEIIF, is asserted upon
occurrence of any of the above events. The QEIIF bit
must be cleared in software. QEIIF is located in the
IFS2 Status register.
Enabling an interrupt is accomplished via the respec-
tive Enable bit, QEIIE. The QEIIE bit is located in the
IEC2 Control register.
DS70119D-page 82
Preliminary
2004 Microchip Technology Inc.
dsPIC30F6010
2004 Microchip Technology Inc.
Preliminary
DS70119D-page 83
dsPIC30F6010
NOTES:
DS70119D-page 84
Preliminary
2004 Microchip Technology Inc.
dsPIC30F6010
The PWM module has the following features:
15.0 MOTOR CONTROL PWM
MODULE
• 8 PWM I/O pins with 4 duty cycle generators
• Up to 16-bit resolution
Note: This data sheet summarizes features of this group
of dsPIC30F devices and is not intended to be a complete
reference source. For more information on the CPU,
peripherals, register descriptions and general device
functionality, refer to the dsPIC30F Family Reference
Manual (DS70046).
• ‘On-the-Fly’ PWM frequency changes
• Edge and Center Aligned Output modes
• Single Pulse Generation mode
• Interrupt support for asymmetrical updates in
Center Aligned mode
This module simplifies the task of generating multiple,
synchronized Pulse Width Modulated (PWM) outputs.
In particular, the following power and motion control
applications are supported by the PWM module:
• Output override control for Electrically
Commutative Motor (ECM) operation
• ‘Special Event’ comparator for scheduling other
peripheral events
• Three Phase AC Induction Motor
• Switched Reluctance (SR) Motor
• Brushless DC (BLDC) Motor
• FAULT pins to optionally drive each of the PWM
output pins to a defined state
This module contains 4 duty cycle generators, num-
bered 1 through 4. The module has 8 PWM output pins,
numbered PWM1H/PWM1L through PWM4H/PWM4L.
The eight I/O pins are grouped into high/low numbered
pairs, denoted by the suffix H or L, respectively. For
complementary loads, the low PWM pins are always
the complement of the corresponding high I/O pin.
• Uninterruptible Power Supply (UPS)
The PWM module allows several modes of operation
which are beneficial for specific power control
applications.
2004 Microchip Technology Inc.
Preliminary
DS70119D-page 85
dsPIC30F6010
FIGURE 15-1:
PWM MODULE BLOCK DIAGRAM
PWMCON1
PWMCON2
DTCON1
PWM Enable and Mode SFRs
Dead Time Control SFRs
DTCON2
FLTACON
FLTBCON
OVDCON
FAULT Pin Control SFRs
PWM Manual
Control SFR
PWM Generator #4
PDC4 Buffer
PDC4
PWM4H
PWM4L
Comparator
Channel 4 Dead Time
Generator and
Override Logic
PWM Generator
#3
PWM3H
PWM3L
PTMR
Comparator
PTPER
Channel 3 Dead Time
Generator and
Output
Driver
Block
Override Logic
PWM Generator
#2
PWM2H
PWM2L
Channel 2 Dead Time
Generator and
Override Logic
PWM Generator
#1
PWM1H
PWM1L
Channel 1 Dead Time
Generator and
Override Logic
PTPER Buffer
FLTA
FLTB
PTCON
Special Event
Postscaler
Comparator
Special Event Trigger
SEVTDIR
PTDIR
SEVTCMP
PWM time base
Note:
Details of PWM Generator #1, #2, and #3 not shown for clarity.
DS70119D-page 86
Preliminary
2004 Microchip Technology Inc.
dsPIC30F6010
15.1.1
FREE RUNNING MODE
15.1 PWM Time Base
In the Free Running mode, the PWM time base counts
upwards until the value in the Time Base Period regis-
ter (PTPER) is matched. The PTMR register is reset on
the following input clock edge and the time base will
continue to count upwards as long as the PTEN bit
remains set.
The PWM time base is provided by a 15-bit timer with
a prescaler and postscaler. The time base is accessible
via the PTMR SFR. PTMR<15> is a Read Only Status
bit, PTDIR, that indicates the present count direction of
the PWM time base. If PTDIR is cleared, PTMR is
counting upwards. If PTDIR is set, PTMR is counting
downwards. The PWM time base is configured via the
PTCON SFR. The time base is enabled/disabled by
setting/clearing the PTEN bit in the PTCON SFR.
PTMR is not cleared when the PTEN bit is cleared in
software.
When the PWM time base is in the Free Running mode
(PTMOD<1:0> = 00), an interrupt event is generated
each time a match with the PTPER register occurs and
the PTMR register is reset to zero. The postscaler
selection bits may be used in this mode of the timer to
reduce the frequency of the interrupt events.
The PTPER SFR sets the counting period for PTMR.
The user must write a 15-bit value to PTPER<14:0>.
When the value in PTMR<14:0> matches the value in
PTPER<14:0>, the time base will either reset to 0, or
reverse the count direction on the next occurring clock
cycle. The action taken depends on the operating
mode of the time base.
15.1.2
SINGLE SHOT MODE
In the Single Shot Counting mode, the PWM time base
begins counting upwards when the PTEN bit is set.
When the value in the PTMR register matches the
PTPER register, the PTMR register will be reset on the
following input clock edge and the PTEN bit will be
cleared by the hardware to halt the time base.
Note:
If the period register is set to 0x0000, the
timer will stop counting, and the interrupt
and the special event trigger will not be
generated, even if the special event value
is also 0x0000. The module will not update
the period register, if it is already at
0x0000; therefore, the user must disable
the module in order to update the period
register.
When the PWM time base is in the Single Shot mode
(PTMOD<1:0> = 01), an interrupt event is generated
when a match with the PTPER register occurs, the
PTMR register is reset to zero on the following input
clock edge, and the PTEN bit is cleared. The postscaler
selection bits have no effect in this mode of the timer.
15.1.3
CONTINUOUS UP/DOWN
COUNTING MODES
The PWM time base can be configured for four different
modes of operation:
In the Continuous Up/Down Counting modes, the PWM
time base counts upwards until the value in the PTPER
register is matched. The timer will begin counting
downwards on the following input clock edge. The
PTDIR bit in the PTCON SFR is read only and indicates
the counting direction The PTDIR bit is set when the
timer counts downwards.
• Free Running mode
• Single Shot mode
• Continuous Up/Down Count mode
• Continuous Up/Down Count mode with interrupts
for double updates
These four modes are selected by the PTMOD<1:0>
bits in the PTCON SFR. The Up/Down Counting modes
support center aligned PWM generation. The Single
Shot mode allows the PWM module to support pulse
control of certain Electronically Commutative Motors
(ECMs).
In the Up/Down Counting mode (PTMOD<1:0> = 10),
an interrupt event is generated each time the value of
the PTMR register becomes zero and the PWM time
base begins to count upwards. The postscaler selec-
tion bits may be used in this mode of the timer to reduce
the frequency of the interrupt events.
The interrupt signals generated by the PWM time base
depend on the mode selection bits (PTMOD<1:0>) and
the postscaler bits (PTOPS<3:0>) in the PTCON SFR.
2004 Microchip Technology Inc.
Preliminary
DS70119D-page 87
dsPIC30F6010
The PWM period can be determined using
Equation 15-1:
15.1.4
DOUBLE UPDATE MODE
In the Double Update mode (PTMOD<1:0> = 11), an
interrupt event is generated each time the PTMR regis-
ter is equal to zero, as well as each time a period match
occurs. The postscaler selection bits have no effect in
this mode of the timer.
EQUATION 15-1: PWM PERIOD
TCY • (PTPER + 1)
TPWM =
(PTMR Prescale Value)
The Double Update mode provides two additional func-
tions to the user. First, the control loop bandwidth is
doubled because the PWM duty cycles can be
updated, twice per period. Second, asymmetrical cen-
ter-aligned PWM waveforms can be generated, which
are useful for minimizing output waveform distortion in
certain motor control applications.
If the PWM time base is configured for one of the Up/
Down Count modes, the PWM period will be twice the
value provided by Equation 15-1.
The maximum resolution (in bits) for a given device
oscillator and PWM frequency can be determined using
Equation 15-2:
Note:
Programming a value of 0x0001 in the
period register could generate a continu-
ous interrupt pulse, and hence, must be
avoided.
EQUATION 15-2: PWM RESOLUTION
log (2 • TPWM / TCY)
Resolution =
15.1.5
PWM TIME BASE PRESCALER
log (2)
The input clock to PTMR (FOSC/4), has prescaler
options of 1:1, 1:4, 1:16, or 1:64, selected by control
bits PTCKPS<1:0> in the PTCON SFR. The prescaler
counter is cleared when any of the following occurs:
15.3 Edge Aligned PWM
Edge aligned PWM signals are produced by the module
when the PWM time base is in the Free Running or Sin-
gle Shot mode. For edge aligned PWM outputs, the out-
put has a period specified by the value in PTPER and a
duty cycle specified by the appropriate duty cycle regis-
ter (see Figure 15-2). The PWM output is driven active
at the beginning of the period (PTMR = 0) and is driven
inactive when the value in the duty cycle register
matches PTMR.
• a write to the PTMR register
• a write to the PTCON register
• any device Reset
The PTMR register is not cleared when PTCON is
written.
15.1.6
PWM TIME BASE POSTSCALER
The match output of PTMR can optionally be post-
scaled through a 4-bit postscaler (which gives a 1:1 to
1:16 scaling).
If the value in a particular duty cycle register is zero,
then the output on the corresponding PWM pin will be
inactive for the entire PWM period. In addition, the out-
put on the PWM pin will be active for the entire PWM
period if the value in the duty cycle register is greater
than the value held in the PTPER register.
The postscaler counter is cleared when any of the
following occurs:
• a write to the PTMR register
• a write to the PTCON register
• any device Reset
FIGURE 15-2:
EDGE ALIGNED PWM
The PTMR register is not cleared when PTCON is written.
New Duty Cycle Latched
15.2 PWM Period
PTPER
PTPER is a 15-bit register and is used to set the count-
ing period for the PWM time base. PTPER is a double
buffered register. The PTPER buffer contents are
loaded into the PTPER register at the following instants:
PTMR
Value
• Free Running and Single Shot modes: When the
PTMR register is reset to zero after a match with
the PTPER register.
0
Duty Cycle
• Up/Down Counting modes: When the PTMR
register is zero.
Period
The value held in the PTPER buffer is automatically
loaded into the PTPER register when the PWM time
base is disabled (PTEN = 0).
DS70119D-page 88
Preliminary
2004 Microchip Technology Inc.
dsPIC30F6010
15.5.1
DUTY CYCLE REGISTER BUFFERS
15.4 Center Aligned PWM
The four PWM duty cycle registers are double buffered
to allow glitchless updates of the PWM outputs. For
each duty cycle, there is a duty cycle register that is
accessible by the user and a second duty cycle register
that holds the actual compare value used in the present
PWM period.
Center aligned PWM signals are produced by the mod-
ule when the PWM time base is configured in an Up/
Down Counting mode (see Figure 15-3).
The PWM compare output is driven to the active state
when the value of the duty cycle register matches the
value of PTMR and the PWM time base is counting
downwards (PTDIR = 1). The PWM compare output is
driven to the inactive state when the PWM time base is
counting upwards (PTDIR = 0) and the value in the
PTMR register matches the duty cycle value.
For edge aligned PWM output, a new duty cycle value
will be updated whenever a match with the PTPER reg-
ister occurs and PTMR is reset. The contents of the
duty cycle buffers are automatically loaded into the
duty cycle registers when the PWM time base is dis-
abled (PTEN = 0) and the UDIS bit is cleared in
PWMCON2.
If the value in a particular duty cycle register is zero,
then the output on the corresponding PWM pin will be
inactive for the entire PWM period. In addition, the out-
put on the PWM pin will be active for the entire PWM
period if the value in the duty cycle register is equal to
the value held in the PTPER register.
When the PWM time base is in the Up/Down Counting
mode, new duty cycle values are updated when the
value of the PTMR register is zero and the PWM time
base begins to count upwards. The contents of the duty
cycle buffers are automatically loaded into the duty
cycle registers when the PWM time base is disabled
(PTEN = 0).
FIGURE 15-3:
CENTER ALIGNED PWM
Period/2
When the PWM time base is in the Up/Down Counting
mode with double updates, new duty cycle values are
updated when the value of the PTMR register is zero,
and when the value of the PTMR register matches the
value in the PTPER register. The contents of the duty
cycle buffers are automatically loaded into the duty
cycle registers when the PWM time base is disabled
(PTEN = 0).
PTPER
PTMR
Value
Duty
Cycle
0
15.6 Complementary PWM Operation
In the Complementary mode of operation, each pair of
PWM outputs is obtained by a complementary PWM
signal. A dead time may be optionally inserted during
device switching, when both outputs are inactive for a
short period (Refer to Section 15.7).
Period
15.5 PWM Duty Cycle Comparison
Units
In Complementary mode, the duty cycle comparison
units are assigned to the PWM outputs as follows:
There are four 16-bit special function registers (PDC1,
PDC2, PDC3 and PDC4) used to specify duty cycle
values for the PWM module.
• PDC1 register controls PWM1H/PWM1L outputs
• PDC2 register controls PWM2H/PWM2L outputs
• PDC3 register controls PWM3H/PWM3L outputs
• PDC4 register controls PWM4H/PWM4L outputs
The value in each duty cycle register determines the
amount of time that the PWM output is in the active
state. The duty cycle registers are 16-bits wide. The LS
bit of a duty cycle register determines whether the
PWM edge occurs in the beginning. Thus, the PWM
resolution is effectively doubled.
The Complementary mode is selected for each PWM
I/O pin pair by clearing the appropriate PMODx bit in the
PWMCON1 SFR. The PWM I/O pins are set to
Complementary mode by default upon a device Reset.
2004 Microchip Technology Inc.
Preliminary
DS70119D-page 89
dsPIC30F6010
TABLE 15-1: DEAD TIME SELECTION BITS
15.7 Dead Time Generators
Bit
Function
Dead time generation may be provided when any of the
PWM I/O pin pairs are operating in the Complementary
Output mode. The PWM outputs use Push-Pull drive
circuits. Due to the inability of the power output devices
to switch instantaneously, some amount of time must
be provided between the turn off event of one PWM
output in a complementary pair and the turn on event of
the other transistor.
DTS1A Selects PWM1L/PWM1H active edge dead time.
DTS1I
Selects PWM1L/PWM1H inactive edge
dead time.
DTS2A Selects PWM2L/PWM2H active edge dead time.
DTS2I
Selects PWM2L/PWM2H inactive edge
dead time.
DTS3A Selects PWM3L/PWM3H active edge dead time.
DTS3I
Selects PWM3L/PWM3H inactive edge
dead time.
The PWM module allows two different dead times to be
programmed. These two dead times may be used in
one of two methods described below to increase user
flexibility:
DTS4A Selects PWM4L/PWM4H active edge dead time.
DTS4I
Selects PWM4L/PWM4H inactive edge
dead time.
• The PWM output signals can be optimized for dif-
ferent turn off times in the high side and low side
transistors in a complementary pair of transistors.
The first dead time is inserted between the turn off
event of the lower transistor of the complementary
pair and the turn on event of the upper transistor.
The second dead time is inserted between the
turn off event of the upper transistor and the turn
on event of the lower transistor.
15.7.3
DEAD TIME RANGES
The amount of dead time provided by each dead time
unit is selected by specifying the input clock prescaler
value and a 6-bit unsigned value. The amount of dead
time provided by each unit may be set independently.
Four input clock prescaler selections have been pro-
vided to allow a suitable range of dead times, based on
the device operating frequency. The clock prescaler
option may be selected independently for each of the
two dead time values. The dead time clock prescaler
values are selected using the DTAPS<1:0> and
DTBPS<1:0> control bits in the DTCON1 SFR. One of
four clock prescaler options (TCY, 2TCY, 4TCY or 8TCY)
may be selected for each of the dead time values.
• The two dead times can be assigned to individual
PWM I/O pin pairs. This Operating mode allows
the PWM module to drive different transistor/load
combinations with each complementary PWM I/O
pin pair.
15.7.1
DEAD TIME GENERATORS
Each complementary output pair for the PWM module
has a 6-bit down counter that is used to produce the
dead time insertion. As shown in Figure 15-4, each
dead time unit has a rising and falling edge detector
connected to the duty cycle comparison output.
After the prescaler values are selected, the dead time
for each unit is adjusted by loading two 6-bit unsigned
values into the DTCON1 SFR.
The dead time unit prescalers are cleared on the fol-
lowing events:
• On a load of the down timer due to a duty cycle
comparison edge event.
15.7.2
DEAD TIME ASSIGNMENT
The DTCON2 SFR contains control bits that allow the
dead times to be assigned to each of the complemen-
tary outputs. Table 15-1 summarizes the function of
each dead time selection control bit.
• On a write to the DTCON1 or DTCON2 registers.
• On any device Reset.
Note:
The user should not modify the DTCON1
or DTCON2 values while the PWM mod-
ule is operating (PTEN = 1). Unexpected
results may occur.
DS70119D-page 90
Preliminary
2004 Microchip Technology Inc.
dsPIC30F6010
FIGURE 15-4:
DEAD TIME TIMING DIAGRAM
Duty Cycle Generator
PWMxH
PWMxL
Time selected by DTSxA bit (A or B)
Time selected by DTSxI bit (A or B)
15.8 Independent PWM Output
15.10 PWM Output Override
An independent PWM Output mode is required for driv-
ing certain types of loads. A particular PWM output pair
is in the Independent Output mode when the corre-
sponding PMOD bit in the PWMCON1 register is set.
No dead time control is implemented between adjacent
PWM I/O pins when the module is operating in the
Independent mode and both I/O pins are allowed to be
active simultaneously.
The PWM output override bits allow the user to manu-
ally drive the PWM I/O pins to specified logic states,
independent of the duty cycle comparison units.
All control bits associated with the PWM output over-
ride function are contained in the OVDCON register.
The upper half of the OVDCON register contains eight
bits, POVDxH<4:1> and POVDxL<4:1>, that determine
which PWM I/O pins will be overridden. The lower half
of the OVDCON register contains eight bits,
POUTxH<4:1> and POUTxL<4:1>, that determine the
state of the PWM I/O pins when a particular output is
overridden via the POVD bits.
In the Independent mode, each duty cycle generator is
connected to both of the PWM I/O pins in an output
pair. By using the associated duty cycle register and
the appropriate bits in the OVDCON register, the user
may select the following signal output options for each
PWM I/O pin operating in the Independent mode:
15.10.1 COMPLEMENTARY OUTPUT MODE
When a PWMxL pin is driven active via the OVDCON
register, the output signal is forced to be the comple-
ment of the corresponding PWMxH pin in the pair.
Dead time insertion is still performed when PWM
channels are overridden manually.
• I/O pin outputs PWM signal
• I/O pin inactive
• I/O pin active
15.9 Single Pulse PWM Operation
15.10.2 OVERRIDE SYNCHRONIZATION
The PWM module produces single pulse outputs when
the PTCON control bits PTMOD<1:0> = 10. Only edge
aligned outputs may be produced in the Single Pulse
mode. In Single Pulse mode, the PWM I/O pin(s) are
driven to the active state when the PTEN bit is set.
When a match with a duty cycle register occurs, the
PWM I/O pin is driven to the inactive state. When a
match with the PTPER register occurs, the PTMR reg-
ister is cleared, all active PWM I/O pins are driven to
the inactive state, the PTEN bit is cleared, and an
interrupt is generated.
If the OSYNC bit in the PWMCON2 register is set, all
output overrides performed via the OVDCON register
are synchronized to the PWM time base. Synchronous
output overrides occur at the following times:
• Edge Aligned mode, when PTMR is zero.
• Center Aligned modes, when PTMR is zero and
when the value of PTMR matches PTPER.
2004 Microchip Technology Inc.
Preliminary
DS70119D-page 91
dsPIC30F6010
15.12.2 FAULT STATES
15.11 PWM Output and Polarity Control
The FLTACON and FLTBCON special function regis-
ters have 8 bits each that determine the state of each
PWM I/O pin when it is overridden by a FAULT input.
When these bits are cleared, the PWM I/O pin is driven
to the inactive state. If the bit is set, the PWM I/O pin
will be driven to the active state. The active and inactive
states are referenced to the polarity defined for each
PWM I/O pin (HPOL and LPOL polarity control bits).
There are three device configuration bits associated
with the PWM module that provide PWM output pin
control:
• HPOL configuration bit
• LPOL configuration bit
• PWMPIN configuration bit
These three bits in the FPORBOR configuration regis-
ter (see Section 21) work in conjunction with the four
PWM Enable bits (PWMEN<4:1>) located in the
PWMCON1 SFR. The configuration bits and PWM
Enable bits ensure that the PWM pins are in the correct
states after a device Reset occurs. The PWMPIN con-
figuration fuse allows the PWM module outputs to be
optionally enabled on a device Reset. If PWMPIN = 0,
the PWM outputs will be driven to their inactive states
at Reset. If PWMPIN = 1 (default), the PWM outputs
will be tri-stated. The HPOL bit specifies the polarity for
the PWMxH outputs, whereas the LPOL bit specifies
the polarity for the PWMxL outputs.
A special case exists when a PWM module I/O pair is
in the Complementary mode and both pins are pro-
grammed to be active on a FAULT condition. The
PWMxH pin always has priority in the Complementary
mode, so that both I/O pins cannot be driven active
simultaneously.
15.12.3 FAULT PIN PRIORITY
If both FAULT input pins have been assigned to control
a particular PWM I/O pin, the FAULT state programmed
for the FAULT A input pin will take priority over the
FAULT B input pin.
15.11.1 OUTPUT PIN CONTROL
15.12.4 FAULT INPUT MODES
The PEN<4:1>H and PEN<4:1>L control bits in the
PWMCON1 SFR enable each high PWM output pin
and each low PWM output pin, respectively. If a partic-
ular PWM output pin not enabled, it is treated as a
general purpose I/O pin.
Each of the FAULT input pins has two modes of
operation:
• Latched Mode: When the FAULT pin is driven
low, the PWM outputs will go to the states defined
in the FLTACON/FLTBCON register. The PWM
outputs will remain in this state until the FAULT
pin is driven high and the corresponding interrupt
flag has been cleared in software. When both of
these actions have occurred, the PWM outputs
will return to normal operation at the beginning of
the next PWM cycle or half-cycle boundary. If the
interrupt flag is cleared before the FAULT condi-
tion ends, the PWM module will wait until the
FAULT pin is no longer asserted, to restore the
outputs.
15.12 PWM FAULT Pins
There are two FAULT pins (FLTA and FLTB) associated
with the PWM module. When asserted, these pins can
optionally drive each of the PWM I/O pins to a defined
state.
15.12.1 FAULT PIN ENABLE BITS
The FLTACON and FLTBCON SFRs each have 4 con-
trol bits that determine whether a particular pair of
PWM I/O pins is to be controlled by the FAULT input
pin. To enable a specific PWM I/O pin pair for FAULT
overrides, the corresponding bit should be set in the
FLTACON or FLTBCON register.
• Cycle-by-Cycle Mode: When the FAULT input
pin is driven low, the PWM outputs remain in the
defined FAULT states for as long as the FAULT
pin is held low. After the FAULT pin is driven high,
the PWM outputs return to normal operation at the
beginning of the following PWM cycle or
half-cycle boundary.
If all enable bits are cleared in the FLTACON or
FLTBCON registers, then the corresponding FAULT
input pin has no effect on the PWM module and the pin
may be used as a general purpose interrupt or I/O pin.
The Operating mode for each FAULT input pin is
selected using the FLTAM and FLTBM control bits in
the FLTACON and FLTBCON Special Function
Registers.
Note:
The FAULT pin logic can operate indepen-
dent of the PWM logic. If all the enable bits
in the FLTACON/FLTBCON register are
cleared, then the FAULT pin(s) could be
used as general purpose interrupt pin(s).
Each FAULT pin has an interrupt vector,
Interrupt Flag bit and Interrupt Priority bits
associated with it.
Each of the FAULT pins can be controlled manually in
software.
DS70119D-page 92
Preliminary
2004 Microchip Technology Inc.
dsPIC30F6010
15.14.1 SPECIAL EVENT TRIGGER
15.13 PWM Update Lockout
POSTSCALER
For a complex PWM application, the user may need to
write up to four duty cycle registers and the time base
period register, PTPER, at a given time. In some appli-
cations, it is important that all buffer registers be written
before the new duty cycle and period values are loaded
for use by the module.
The PWM special event trigger has a postscaler that
allows a 1:1 to 1:16 postscale ratio. The postscaler is
configured by writing the SEVOPS<3:0> control bits in
the PWMCON2 SFR.
The special event output postscaler is cleared on the
following events:
The PWM update lockout feature is enabled by setting
the UDIS control bit in the PWMCON2 SFR. The UDIS
bit affects all duty cycle buffer registers and the PWM
time base period buffer, PTPER. No duty cycle
changes or period value changes will have effect while
UDIS = 1.
• Any write to the SEVTCMP register
• Any device Reset
15.15 PWM Operation During CPU Sleep
Mode
15.14 PWM Special Event Trigger
The FAULT A and FAULT B input pins have the ability
to wake the CPU from Sleep mode. The PWM module
generates an interrupt if either of the FAULT pins is
driven low while in Sleep.
The PWM module has a special event trigger that
allows A/D conversions to be synchronized to the PWM
time base. The A/D sampling and conversion time may
be programmed to occur at any point within the PWM
period. The special event trigger allows the user to min-
imize the delay between the time when A/D conversion
results are acquired and the time when the duty cycle
value is updated.
15.16 PWM Operation During CPU Idle
Mode
The PTCON SFR contains a PTSIDL control bit. This
bit determines if the PWM module will continue to
operate or stop when the device enters Idle mode. If
PTSIDL = 0, the module will continue to operate. If
PTSIDL = 1, the module will stop operation as long as
the CPU remains in Idle mode.
The PWM special event trigger has an SFR named
SEVTCMP, and five control bits to control its operation.
The PTMR value for which a special event trigger
should occur is loaded into the SEVTCMP register.
When the PWM time base is in an Up/Down Counting
mode, an additional control bit is required to specify the
counting phase for the special event trigger. The count
phase is selected using the SEVTDIR control bit in the
SEVTCMP SFR. If the SEVTDIR bit is cleared, the spe-
cial event trigger will occur on the upward counting
cycle of the PWM time base. If the SEVTDIR bit is set,
the special event trigger will occur on the downward
count cycle of the PWM time base. The SEVTDIR
control bit has no effect unless the PWM time base is
configured for an Up/Down Counting mode.
2004 Microchip Technology Inc.
Preliminary
DS70119D-page 93
dsPIC30F6010
DS70119D-page 94
Preliminary
2004 Microchip Technology Inc.
dsPIC30F6010
Transmit writes are also double buffered. The user
writes to SPIxBUF. When the master or slave transfer
is completed, the contents of the shift register
(SPIxSR) is moved to the receive buffer. If any trans-
mit data has been written to the buffer register, the
contents of the transmit buffer are moved to SPIxSR.
The received data is thus placed in SPIxBUF and the
transmit data in SPIxSR is ready for the next transfer.
16.0 SPI™ MODULE
Note: This data sheet summarizes features of this group
of dsPIC30F devices and is not intended to be a complete
reference source. For more information on the CPU,
peripherals, register descriptions and general device
functionality, refer to the dsPIC30F Family Reference
Manual (DS70046).
The Serial Peripheral Interface (SPI) module is a syn-
chronous serial interface. It is useful for communicating
with other peripheral devices such as EEPROMs, shift
registers, display drivers and A/D converters, or other
microcontrollers. It is compatible with Motorola's SPI
and SIOP interfaces.
Note:
Both the transmit buffer (SPIxTXB) and
the receive buffer (SPIxRXB) are mapped
to the same register address, SPIxBUF.
In Master mode, the clock is generated by prescaling
the system clock. Data is transmitted as soon as a
value is written to SPIxBUF. The interrupt is generated
at the middle of the transfer of the last bit.
16.1 Operating Function Description
Each SPI module consists of a 16-bit shift register,
SPIxSR (where x = 1 or 2), used for shifting data in
and out, and a buffer register, SPIxBUF. A control reg-
ister, SPIxCON, configures the module. Additionally, a
status register, SPIxSTAT, indicates various status
conditions.
In Slave mode, data is transmitted and received as
external clock pulses appear on SCK. Again, the inter-
rupt is generated when the last bit is latched. If SSx
control is enabled, then transmission and reception
are enabled only when SSx = low. The SDOx output
will be disabled in SSx mode with SSx high.
The serial interface consists of 4 pins: SDIx (serial
data input), SDOx (serial data output), SCKx (shift
clock input or output), and SSx (active low slave
select).
The clock provided to the module is (FOSC/4). This
clock is then prescaled by the primary (PPRE<1:0>)
and the secondary (SPRE<2:0>) prescale factors. The
CKE bit determines whether transmit occurs on transi-
tion from active clock state to Idle clock state, or vice
versa. The CKP bit selects the Idle state (high or low)
for the clock.
In Master mode operation, SCK is a clock output, but
in Slave mode, it is a clock input.
A series of eight (8) or sixteen (16) clock pulses shifts
out bits from the SPIxSR to SDOx pin and simulta-
neously shifts in data from SDIx pin. An interrupt is
generated when the transfer is complete and the cor-
responding Interrupt Flag bit (SPI1IF or SPI2IF) is set.
This interrupt can be disabled through an Interrupt
Enable bit (SPI1IE or SPI2IE).
16.1.1
WORD AND BYTE
COMMUNICATION
A control bit, MODE16 (SPIxCON<10>), allows the
module to communicate in either 16-bit or 8-bit mode.
16-bit operation is identical to 8-bit operation, except
that the number of bits transmitted is 16 instead of 8.
The receive operation is double buffered. When a
complete byte is received, it is transferred from
SPIxSR to SPIxBUF.
The user software must disable the module prior to
changing the MODE16 bit. The SPI module is reset
when the MODE16 bit is changed by the user.
If the receive buffer is full when new data is being
transferred from SPIxSR to SPIxBUF, the module will
set the SPIROV bit, indicating an overflow condition.
The transfer of the data from SPIxSR to SPIxBUF will
not be completed and the new data will be lost. The
module will not respond to SCL transitions while
SPIROV is 1, effectively disabling the module until
SPIxBUF is read by user software.
A basic difference between 8-bit and 16-bit operation is
that the data is transmitted out of bit 7 of the SPIxSR for
8-bit operation, and data is transmitted out of bit 15 of
the SPIxSR for 16-bit operation. In both modes, data is
shifted into bit 0 of the SPIxSR.
16.1.2
SDOx DISABLE
A control bit, DISSDO, is provided to the SPIxCON reg-
ister to allow the SDOx output to be disabled. This will
allow the SPI module to be connected in an input only
configuration. SDO can also be used for general
purpose I/O.
2004 Microchip Technology Inc.
Preliminary
DS70119D-page 95
dsPIC30F6010
FIGURE 16-1:
SPI BLOCK DIAGRAM
Internal
Data Bus
Read
Write
SPIxBUF
Transmit
SPIxBUF
Receive
SPIxSR
SDIx
bit0
SDOx
Shift
clock
SS & FSYNC
Control
Clock
Control
Edge
Select
SSx
Secondary
Prescaler
1:1 – 1:8
Primary
Prescaler
1, 4, 16, 64
FCY
SCKx
Enable Master Clock
Note: x = 1 or 2.
FIGURE 16-2:
SPI MASTER/SLAVE CONNECTION
SPI™ Master
SPI™ Slave
SDOx
SDIy
Serial Input Buffer
(SPIxBUF)
Serial Input Buffer
(SPIyBUF)
SDIx
SDOy
Shift Register
Shift Register
(SPIySR)
(SPIxSR)
LSb
MSb
MSb
LSb
Serial Clock
SCKx
SCKy
PROCESSOR 1
PROCESSOR 2
Note: x = 1 or 2, y = 1 or 2.
DS70119D-page 96
Preliminary
2004 Microchip Technology Inc.
dsPIC30F6010
16.2 Framed SPI Support
16.4 SPI Operation During CPU Sleep
Mode
The module supports a basic framed SPI protocol in
Master or Slave mode. The control bit FRMEN enables
framed SPI support and causes the SSx pin to perform
the frame synchronization pulse (FSYNC) function.
The control bit SPIFSD determines whether the SSx
pin is an input or an output (i.e., whether the module
receives or generates the frame synchronization
pulse). The frame pulse is an active high pulse for a
single SPI clock cycle. When frame synchronization is
enabled, the data transmission starts only on the
subsequent transmit edge of the SPI clock.
During Sleep mode, the SPI module is shut-down. If
the CPU enters Sleep mode while an SPI transaction
is in progress, then the transmission and reception is
aborted.
The transmitter and receiver will stop in Sleep mode.
However, register contents are not affected by
entering or exiting Sleep mode.
16.5 SPI Operation During CPU Idle
Mode
16.3 Slave Select Synchronization
When the device enters Idle mode, all clock sources
remain functional. The SPISIDL bit (SPIxSTAT<13>)
selects if the SPI module will stop or continue on Idle.
If SPISIDL = 0, the module will continue to operate
when the CPU enters Idle mode. If SPISIDL = 1, the
module will stop when the CPU enters Idle mode.
The SSx pin allows a Synchronous Slave mode. The
SPI must be configured in SPI Slave mode, with SSx
pin control enabled (SSEN = 1). When the SSx pin is
low, transmission and reception are enabled, and the
SDOx pin is driven. When SSx pin goes high, the SDOx
pin is no longer driven. Also, the SPI module is re-
synchronized, and all counters/control circuitry are
reset. Therefore, when the SSx pin is asserted low
again, transmission/reception will begin at the MS bit,
even if SSx had been de-asserted in the middle of a
transmit/receive.
2004 Microchip Technology Inc.
Preliminary
DS70119D-page 97
dsPIC30F6010
DS70119D-page 98
Preliminary
2004 Microchip Technology Inc.
dsPIC30F6010
2
• Serial clock synchronization for I C port can be
2
17.0 I C MODULE
used as a handshake mechanism to suspend and
resume serial transfer (SCLREL control).
Note: This data sheet summarizes features of this group
of dsPIC30F devices and is not intended to be a complete
reference source. For more information on the CPU,
peripherals, register descriptions and general device
functionality, refer to the dsPIC30F Family Reference
Manual (DS70046).
2
• I C supports Multi-Master operation; detects bus
collision and will arbitrate accordingly.
17.1 Operating Function Description
2
The Inter-Integrated Circuit (I C) module provides
The hardware fully implements all the master and slave
complete hardware support for both Slave and Multi-
2
functions of the I C Standard and Fast mode specifica-
2
Master modes of the I C serial communication
tions, as well as 7 and 10-bit addressing.
standard, with a 16-bit interface.
2
Thus, the I C module can operate either as a slave or
This module offers the following key features:
2
a master on an I C bus.
2
• I C interface supporting both Master and Slave
2
VARIOUS I C MODES
17.1.1
operation.
2
• I C Slave mode supports 7 and 10-bit address.
2
The following types of I C operation are supported:
2
• I C Master mode supports 7 and 10-bit address.
2
• I C Slave operation with 7-bit address
2
• I C port allows bi-directional transfers between
2
• I C Slave operation with 10-bit address
master and slaves.
2
• I C Master operation with 7 or 10-bit address
2
See the I C programmer’s model in Figure 17-1.
FIGURE 17-1:
PROGRAMMER’S MODEL
I2CRCV (8 bits)
bit 0
bit 7
I2CTRN (8 bits)
bit 0
bit 7
I2CBRG (9 bits)
bit 0
bit 8
I2CCON (16-bits)
bit 0
bit 15
bit 15
I2CSTAT (16-bits)
bit 0
I2CADD (10-bits)
bit 0
bit 9
2
PIN CONFIGURATION IN I C MODE
The I2CADD register holds the slave address. A status
bit, ADD10, indicates 10-bit Address mode. The
I2CBRG acts as the baud rate generator reload value.
17.1.2
2
I C has a 2-pin interface; pin SCL is clock and pin SDA
is data.
In receive operations, I2CRSR and I2CRCV together
form a double buffered receiver. When I2CRSR
receives a complete byte, it is transferred to I2CRCV
and an interrupt pulse is generated. During transmis-
sion, the I2CTRN is not double buffered.
2
I C REGISTERS
17.1.3
I2CCON and I2CSTAT are control and status registers,
respectively. The I2CCON register is readable and writ-
able. The lower 6 bits of I2CSTAT are read only. The
remaining bits of the I2CSTAT are read/write.
Note:
Following a Restart condition in 10-bit
mode, the user only needs to match the
first 7-bit address.
I2CRSR is the shift register used for shifting data,
whereas I2CRCV is the buffer register to which data
bytes are written, or from which data bytes are read.
I2CRCV is the receive buffer, as shown in Figure 16-1.
I2CTRN is the transmit register to which bytes are writ-
ten during a transmit operation, as shown in Figure 16-2.
2004 Microchip Technology Inc.
Preliminary
DS70119D-page 99
dsPIC30F6010
2
I C BLOCK DIAGRAM
FIGURE 17-2:
Internal
Data Bus
I2CRCV
Read
Shift
SCL
Clock
I2CRSR
LSB
SDA
Addr_Match
Match Detect
Write
I2CADD
Read
Start and
Stop bit Detect
Write
Start, Restart,
Stop bit Generate
Read
Collision
Detect
Write
Acknowledge
Generation
Read
Clock
Stretching
Write
I2CTRN
LSB
Shift
Read
Clock
Reload
Control
Write
I2CBRG
BRG Down
Counter
Read
FCY
DS70119D-page 100
Preliminary
2004 Microchip Technology Inc.
dsPIC30F6010
2
17.2 I C Module Addresses
If the RBF flag is set, indicating that I2CRCV is still
holding data from a previous operation (RBF = 1), then
ACK is not sent; however, the interrupt pulse is gener-
ated. In the case of an overflow, the contents of the
I2CRSR are not loaded into the I2CRCV.
The I2CADD register contains the Slave mode
addresses. The register is a 10-bit register.
If the A10M bit (I2CCON<10>) is ‘0’, the address is
interpreted by the module as a 7-bit address. When an
address is received, it is compared to the 7 LS bits of
the I2CADD register.
Note:
The I2CRCV will be loaded if the I2COV
bit = 1and the RBF flag = 0. In this case,
a read of the I2CRCV was performed, but
the user did not clear the state of the
I2COV bit before the next receive
occurred. The acknowledgement is not
sent (ACK = 1) and the I2CRCV is
updated.
If the A10M bit is 1, the address is assumed to be a 10-
bit address. When an address is received, it will be
compared with the binary value ‘1 1 1 1 0 A9 A8’
(where A9, A8 are two Most Significant bits of
I2CADD). If that value matches, the next address will
be compared with the Least Significant 8-bits of
I2CADD, as specified in the 10-bit addressing protocol.
2
17.4 I C 10-bit Slave Mode Operation
2
17.3 I C 7-bit Slave Mode Operation
In 10-bit mode, the basic receive and transmit opera-
tions are the same as in the 7-bit mode. However, the
criteria for address match is more complex.
Once enabled (I2CEN = 1), the slave module will wait
2
for a start bit to occur (i.e., the I C module is ‘Idle’). Fol-
2
The I C specification dictates that a slave must be
lowing the detection of a start bit, 8 bits are shifted into
I2CRSR and the address is compared against
I2CADD. In 7-bit mode (A10M = 0), bits I2CADD<6:0>
are compared against I2CRSR<7:1> and I2CRSR<0>
is the R_W bit. All incoming bits are sampled on the ris-
ing edge of SCL.
addressed for a write operation, with two address bytes
following a start bit.
The A10M bit is a control bit that signifies that the
address in I2CADD is a 10-bit address rather than a
7-bit address. The address detection protocol for the
first byte of a message address is identical for 7-bit
and 10-bit messages, but the bits being compared are
different.
If an address match occurs, an acknowledgement will
be sent, and the slave event interrupt flag (SI2CIF) is
set on the falling edge of the ninth (ACK) bit. The
address match does not affect the contents of the
I2CRCV buffer or the RBF bit.
I2CADD holds the entire 10-bit address. Upon receiv-
ing an address following a start bit, I2CRSR <7:3> is
compared against a literal ‘11110’ (the default 10-bit
address) and I2CRSR<2:1> are compared against
I2CADD<9:8>. If a match occurs and if R_W = 0, the
interrupt pulse is sent. The ADD10 bit will be cleared to
indicate a partial address match. If a match fails or
R_W = 1, the ADD10 bit is cleared and the module
returns to the Idle state.
17.3.1
SLAVE TRANSMISSION
If the R_W bit received is a '1', then the serial port will
go into Transmit mode. It will send ACK on the ninth bit
and then hold SCL to '0' until the CPU responds by writ-
ing to I2CTRN. SCL is released by setting the SCLREL
bit, and 8 bits of data are shifted out. Data bits are
shifted out on the falling edge of SCL, such that SDA is
valid during SCL high (see timing diagram). The inter-
rupt pulse is sent on the falling edge of the ninth clock
pulse, regardless of the status of the ACK received
from the master.
The low byte of the address is then received and com-
pared with I2CADD<7:0>. If an address match occurs,
the interrupt pulse is generated and the ADD10 bit is
set, indicating a complete 10-bit address match. If an
address match did not occur, the ADD10 bit is cleared
and the module returns to the Idle state.
17.3.2
SLAVE RECEPTION
17.4.1
10-BIT MODE SLAVE
TRANSMISSION
If the R_W bit received is a '0' during an address match,
then Receive mode is initiated. Incoming bits are sam-
pled on the rising edge of SCL. After 8 bits are
received, if I2CRCV is not full or I2COV is not set,
I2CRSR is transferred to I2CRCV. ACK is sent on the
ninth clock.
Once a slave is addressed in this fashion, with the full
10-bit address (we will refer to this state as
"PRIOR_ADDR_MATCH"), the master can begin send-
ing data bytes for a slave reception operation.
17.4.2
10-BIT MODE SLAVE RECEPTION
Once addressed, the master can generate a Repeated
Start, reset the high byte of the address and set the
R_W bit without generating a Stop bit, thus initiating a
slave transmit operation.
2004 Microchip Technology Inc.
Preliminary
DS70119D-page 101
dsPIC30F6010
17.5 Automatic Clock Stretch
Note 1: If the user reads the contents of the
I2CRCV, clearing the RBF bit before the
falling edge of the ninth clock, the
SCLREL bit will not be cleared and clock
stretching will not occur.
In the slave modes, the module can synchronize buffer
reads and write to the master device by clock
stretching.
17.5.1
TRANSMIT CLOCK STRETCHING
2: The SCLREL bit can be set in software,
regardless of the state of the RBF bit. The
user should be careful to clear the RBF bit
in the ISR before the next receive
sequence in order to prevent an overflow
condition.
Both 10-bit and 7-bit transmit modes implement clock
stretching by asserting the SCLREL bit after the falling
edge of the ninth clock if the TBF bit is cleared, indicat-
ing the buffer is empty.
In slave transmit modes, clock stretching is always
performed, irrespective of the STREN bit.
17.5.4
CLOCK STRETCHING DURING
Clock synchronization takes place following the ninth
clock of the transmit sequence. If the device samples
an ACK on the falling edge of the ninth clock, and if the
TBF bit is still clear, then the SCLREL bit is automati-
cally cleared. The SCLREL being cleared to ‘0’ will
assert the SCL line low. The user’s ISR must set the
SCLREL bit before transmission is allowed to con-
tinue. By holding the SCL line low, the user has time to
service the ISR and load the contents of the I2CTRN
before the master device can initiate another transmit
sequence.
10-BIT ADDRESSING (STREN = 1)
Clock stretching takes place automatically during the
addressing sequence. Because this module has a
register for the entire address, it is not necessary for
the protocol to wait for the address to be updated.
After the address phase is complete, clock stretching
will occur on each data receive or transmit sequence
as was described earlier.
17.6 Software Controlled Clock
Stretching (STREN = 1)
Note 1: If the user loads the contents of I2CTRN,
setting the TBF bit before the falling edge
of the ninth clock, the SCLREL bit will not
be cleared and clock stretching will not
occur.
When the STREN bit is ‘1’, the SCLREL bit may be
cleared by software to allow software to control the
clock stretching. The logic will synchronize writes to
the SCLREL bit with the SCL clock. Clearing the
SCLREL bit will not assert the SCL output until the
module detects a falling edge on the SCL output and
SCL is sampled low. If the SCLREL bit is cleared by
the user while the SCL line has been sampled low, the
SCL output will be asserted (held low). The SCL out-
put will remain low until the SCLREL bit is set, and all
2: The SCLREL bit can be set in software,
regardless of the state of the TBF bit.
17.5.2
RECEIVE CLOCK STRETCHING
The STREN bit in the I2CCON register can be used to
enable clock stretching in Slave Receive mode. When
the STREN bit is set, the SCL pin will be held low at
the end of each data receive sequence.
2
other devices on the I C bus have de-asserted SCL.
This ensures that a write to the SCLREL bit will not
violate the minimum high time requirement for SCL.
17.5.3
CLOCK STRETCHING DURING
If the STREN bit is ‘0’, a software write to the SCLREL
bit will be disregarded and have no effect on the
SCLREL bit.
7-BIT ADDRESSING (STREN = 1)
When the STREN bit is set in Slave Receive mode,
the SCL line is held low when the buffer register is full.
The method for stretching the SCL output is the same
for both 7 and 10-bit addressing modes.
17.7 Interrupts
2
The I C module generates two interrupt flags, MI2CIF
2
2
Clock stretching takes place following the ninth clock of
the receive sequence. On the falling edge of the ninth
clock at the end of the ACK sequence, if the RBF bit is
set, the SCLREL bit is automatically cleared, forcing the
SCL output to be held low. The user’s ISR must set the
SCLREL bit before reception is allowed to continue. By
holding the SCL line low, the user has time to service
the ISR and read the contents of the I2CRCV before the
master device can initiate another receive sequence.
This will prevent buffer overruns from occurring.
(I C Master Interrupt Flag) and SI2CIF (I C Slave Inter-
rupt Flag). The MI2CIF interrupt flag is activated on
completion of a master message event. The SI2CIF
interrupt flag is activated on detection of a message
directed to the slave.
17.8 Slope Control
2
The I C standard requires slope control on the SDA
and SCL signals for Fast Mode (400 kHz). The control
bit, DISSLW, enables the user to disable slew rate con-
trol, if desired. It is necessary to disable the slew rate
control for 1 MHz mode.
DS70119D-page 102
Preliminary
2004 Microchip Technology Inc.
dsPIC30F6010
transmitted, an ACK bit is received. Start and Stop con-
ditions are output to indicate the beginning and the end
of a serial transfer.
17.9 IPMI Support
The control bit IPMIEN enables the module to support
Intelligent Peripheral Management Interface (IPMI).
When this bit is set, the module accepts and acts upon
all addresses.
In Master Receive mode, the first byte transmitted con-
tains the slave address of the transmitting device (7
bits) and the data direction bit. In this case, the data
direction bit (R_W) is logic 1. Thus, the first byte trans-
mitted is a 7-bit slave address, followed by a ‘1’ to indi-
cate receive bit. Serial data is received via SDA, while
SCL outputs the serial clock. Serial data is received 8
bits at a time. After each byte is received, an ACK bit is
transmitted. Start and Stop conditions indicate the
beginning and end of transmission.
17.10 General Call Address Support
The general call address can address all devices.
When this address is used, all devices should, in the-
ory, respond with an acknowledgement.
The general call address is one of eight addresses
reserved for specific purposes by the I2C protocol. It
consists of all 0’s with R_W = 0.
2
17.12.1 I C MASTER TRANSMISSION
The general call address is recognized when the Gen-
eral Call Enable (GCEN) bit is set (I2CCON<15> = 1).
Following a start bit detection, 8 bits are shifted into
I2CRSR and the address is compared with I2CADD,
and is also compared with the general call address
which is fixed in hardware.
Transmission of a data byte, a 7-bit address, or the sec-
ond half of a 10-bit address is accomplished by simply
writing a value to I2CTRN register. The user should
only write to I2CTRN when the module is in a WAIT
state. This action will set the buffer full flag (TBF) and
allow the baud rate generator to begin counting and
start the next transmission. Each bit of address/data
will be shifted out onto the SDA pin after the falling
edge of SCL is asserted. The Transmit Status Flag,
TRSTAT (I2CSTAT<14>), indicates that a master
transmit is in progress.
If a general call address match occurs, the I2CRSR is
transferred to the I2CRCV after the eighth clock, the
RBF flag is set, and on the falling edge of the ninth bit
(ACK bit), the master event interrupt flag (MI2CIF) is
set.
When the interrupt is serviced, the source for the inter-
rupt can be checked by reading the contents of the
I2CRCV to determine if the address was device
specific, or a general call address.
2
17.12.2 I C MASTER RECEPTION
Master mode reception is enabled by programming the
2
receive enable (RCEN) bit (I2CCON<11>). The I C
module must be Idle before the RCEN bit is set, other-
wise the RCEN bit will be disregarded. The baud rate
generator begins counting, and on each rollover, the
state of the SCL pin toggles, and data is shifted in to the
I2CRSR on the rising edge of each clock.
2
17.11 I C Master Support
As a Master device, six operations are supported.
• Assert a Start condition on SDA and SCL.
• Assert a Restart condition on SDA and SCL.
17.12.3 BAUD RATE GENERATOR
• Write to the I2CTRN register initiating
transmission of data/address.
2
In I C Master mode, the reload value for the BRG is
located in the I2CBRG register. When the BRG is
loaded with this value, the BRG counts down to 0 and
stops until another reload has taken place. If clock arbi-
tration is taking place, for instance, the BRG is reloaded
when the SCL pin is sampled high.
• Generate a Stop condition on SDA and SCL.
2
• Configure the I C port to receive data.
• Generate an ACK condition at the end of a
received byte of data.
2
As per the I C standard, FSCK may be 100 kHz or
2
17.12 I C Master Operation
400 kHz. However, the user can specify any baud rate
up to 1 MHz. I2CBRG values of 0or 1are illegal.
The master device generates all of the serial clock
pulses and the Start and Stop conditions. A transfer is
ended with a Stop condition or with a Repeated Start
condition. Since the Repeated Start condition is also
EQUATION 17-1: SERIAL CLOCK RATE
2
the beginning of the next serial transfer, the I C bus will
FCY FCY
------------ --------------------------
– 1
I2CBRG =
–
FSCL 1, 111, 111
not be released.
In Master Transmitter mode, serial data is output
through SDA, while SCL outputs the serial clock. The
first byte transmitted contains the slave address of the
receiving device (7 bits) and the data direction bit. In
this case, the data direction bit (R_W) is logic 0. Serial
data is transmitted 8 bits at a time. After each byte is
2004 Microchip Technology Inc.
Preliminary
DS70119D-page 103
dsPIC30F6010
The Master will continue to monitor the SDA and SCL
pins, and if a Stop condition occurs, the MI2CIF bit will
be set.
17.12.4 CLOCK ARBITRATION
Clock arbitration occurs when the master de-asserts
the SCL pin (SCL allowed to float high) during any
receive, transmit, or Restart/Stop condition. When the
SCL pin is allowed to float high, the baud rate generator
(BRG) is suspended from counting until the SCL pin is
actually sampled high. When the SCL pin is sampled
high, the baud rate generator is reloaded with the con-
tents of I2CBRG and begins counting. This ensures
that the SCL high time will always be at least one BRG
rollover count in the event that the clock is held low by
an external device.
A write to the I2CTRN will start the transmission of data
at the first data bit, regardless of where the transmitter
left off when bus collision occurred.
In a Multi-Master environment, the interrupt generation
on the detection of Start and Stop conditions allows the
2
determination of when the bus is free. Control of the I C
bus can be taken when the P bit is set in the I2CSTAT
register, or the bus is Idle and the S and P bits are
cleared.
17.12.5 MULTI-MASTER COMMUNICATION,
BUS COLLISION AND BUS
ARBITRATION
2
17.13 I C Module Operation During CPU
Sleep and Idle Modes
2
17.13.1 I C OPERATION DURING CPU
Multi-Master operation support is achieved by bus arbi-
tration. When the master outputs address/data bits
onto the SDA pin, arbitration takes place when the
master outputs a 1on SDA, by letting SDA float high
while another master asserts a 0. When the SCL pin
floats high, data should be stable. If the expected data
on SDA is a 1 and the data sampled on the SDA
pin = 0, then a bus collision has taken place. The mas-
ter will set the MI2CIF pulse and reset the master por-
SLEEP MODE
When the device enters Sleep mode, all clock sources
to the module are shutdown and stay at logic ‘0’. If
Sleep occurs in the middle of a transmission, and the
state machine is partially into a transmission as the
clocks stop, then the transmission is aborted. Similarly,
if Sleep occurs in the middle of a reception, then the
reception is aborted.
2
tion of the I C port to its Idle state.
2
17.13.2 I C OPERATION DURING CPU IDLE
If a transmit was in progress when the bus collision
occurred, the transmission is halted, the TBF flag is
cleared, the SDA and SCL lines are de-asserted, and a
value can now be written to I2CTRN. When the user
MODE
2
For the I C, the I2CSIDL bit selects if the module will
stop on Idle or continue on Idle. If I2CSIDL = 0, the
module will continue operation on assertion of the Idle
mode. If I2CSIDL = 1, the module will stop on Idle.
2
services the I C master event Interrupt Service Rou-
2
tine, if the I C bus is free (i.e., the P bit is set) the user
can resume communication by asserting a Start
condition.
If a Start, Restart, Stop or Acknowledge condition was
in progress when the bus collision occurred, the condi-
tion is aborted, the SDA and SCL lines are de-asserted,
and the respective control bits in the I2CCON register
are cleared to 0. When the user services the bus colli-
sion Interrupt Service Routine, and if the I2C bus is free,
the user can resume communication by asserting a
Start condition.
DS70119D-page 104
Preliminary
2004 Microchip Technology Inc.
dsPIC30F6010
2004 Microchip Technology Inc.
Preliminary
DS70119D-page 105
dsPIC30F6010
NOTES:
DS70119D-page 106
Preliminary
2004 Microchip Technology Inc.
dsPIC30F6010
18.1 UART Module Overview
18.0 UNIVERSAL ASYNCHRONOUS
RECEIVER TRANSMITTER
(UART) MODULE
The key features of the UART module are:
• Full-duplex, 8 or 9-bit data communication
• Even, Odd or No Parity options (for 8-bit data)
• One or two Stop bits
Note: This data sheet summarizes features of this group
of dsPIC30F devices and is not intended to be a complete
reference source. For more information on the CPU,
peripherals, register descriptions and general device
functionality, refer to the dsPIC30F Family Reference
Manual (DS70046).
• Fully integrated Baud Rate Generator with 16-bit
prescaler
• Baud rates range from 38 bps to 1.875 Mbps at a
30 MHz instruction rate
This section describes the Universal Asynchronous
Receiver/Transmitter Communications module.
• 4-word deep transmit data buffer
• 4-word deep receive data buffer
• Parity, Framing and Buffer Overrun error detection
• Support for Interrupt only on Address Detect
(9th bit = 1)
• Separate Transmit and Receive Interrupts
• Loopback mode for diagnostic support
FIGURE 18-1:
UART TRANSMITTER BLOCK DIAGRAM
Internal Data Bus
Control and Status bits
Write
Write
UTX8
UxTXREG Low Byte
Transmit Control
– Control TSR
– Control Buffer
– Generate Flags
– Generate Interrupt
Load TSR
UxTXIF
UTXBRK
Data
Transmit Shift Register (UxTSR)
‘0’ (Start)
‘1’ (Stop)
UxTX
16X Baud Clock
from Baud Rate
Generator
Parity
16 Divider
Parity
Generator
Control
Signals
Note: x = 1 or 2.
2004 Microchip Technology Inc.
Preliminary
DS70119D-page 107
dsPIC30F6010
FIGURE 18-2:
UART RECEIVER BLOCK DIAGRAM
Internal Data Bus
16
Write
Read
Read Read
Write
UxMODE
UxSTA
UxRXREG Low Byte
URX8
Receive Buffer Control
– Generate Flags
– Generate Interrupt
– Shift Data Characters
8-9
LPBACK
From UxTX
Load RSR
to Buffer
1
Control
Signals
Receive Shift Register
(UxRSR)
UxRX
0
· Start bit Detect
· Parity Check
· Stop bit Detect
· Shift Clock Generation
· Wake Logic
16 Divider
16X Baud Clock from
Baud Rate Generator
UxRXIF
DS70119D-page 108
Preliminary
2004 Microchip Technology Inc.
dsPIC30F6010
18.2 Enabling and Setting Up UART
18.3 Transmitting Data
18.2.1
ENABLING THE UART
18.3.1
TRANSMITTING IN 8-BIT DATA
MODE
The UART module is enabled by setting the UARTEN
bit in the UxMODE register (where x = 1 or 2). Once
enabled, the UxTX and UxRX pins are configured as an
output and an input respectively, overriding the TRIS
and LATCH Register bit settings for the corresponding
I/O port pins. The UxTX pin is at logic ‘1’ when no
transmission is taking place.
The following steps must be performed in order to
transmit 8-bit data:
1. Set up the UART:
First, the data length, parity and number of stop
bits must be selected. Then, the Transmit and
Receive Interrupt enable and priority bits are
setup in the UxMODE and UxSTA registers.
Also, the appropriate baud rate value must be
written to the UxBRG register.
18.2.2
DISABLING THE UART
The UART module is disabled by clearing the
UARTEN bit in the UxMODE register. This is the
default state after any Reset. If the UART is disabled,
all I/O pins operate as port pins under the control of
the latch and TRIS bits of the corresponding port pins.
2. Enable the UART by setting the UARTEN bit
(UxMODE<15>).
3. Set the UTXEN bit (UxSTA<10>), thereby
enabling a transmission.
Disabling the UART module resets the buffers to
empty states. Any data characters in the buffers are
lost, and the baud rate counter is reset.
Note:
The UTXEN bit must be set after the
UARTEN bit is set to enable UART
transmissions.
All error and status flags associated with the UART
module are reset when the module is disabled. The
URXDA, OERR, FERR, PERR, UTXEN, UTXBRK and
UTXBF bits are cleared, whereas RIDLE and TRMT
are set. Other control bits, including ADDEN,
URXISEL<1:0>, UTXISEL, as well as the UxMODE
and UxBRG registers, are not affected.
4. Write the byte to be transmitted to the lower byte
of UxTXREG. The value will be transferred to the
Transmit Shift register (UxTSR) immediately
and the serial bit stream will start shifting out
during the next rising edge of the baud clock.
Alternatively, the data byte may be written while
UTXEN = 0, following which, the user may set
UTXEN. This will cause the serial bit stream to
begin immediately because the baud clock will
start from a cleared state.
Clearing the UARTEN bit while the UART is active will
abort all pending transmissions and receptions and
reset the module as defined above. Re-enabling the
UART will restart the UART in the same configuration.
5. A Transmit interrupt will be generated depend-
ing on the value of the interrupt control bit
UTXISEL (UxSTA<15>).
18.2.3
SETTING UP DATA, PARITY AND
STOP BIT SELECTIONS
18.3.2
TRANSMITTING IN 9-BIT DATA
MODE
Control bits PDSEL<1:0> in the UxMODE register are
used to select the data length and parity used in the
transmission. The data length may either be 8-bits with
even, odd or no parity, or 9-bits with no parity.
The sequence of steps involved in the transmission of
9-bit data is similar to 8-bit transmission, except that a
16-bit data word (of which the upper 7 bits are always
clear) must be written to the UxTXREG register.
The STSEL bit determines whether one or two stop bits
will be used during data transmission.
The default (Power-on) setting of the UART is 8 bits, no
parity, 1 stop bit (typically represented as 8, N, 1).
18.3.3
TRANSMIT BUFFER (UXTXB)
The transmit buffer is 9-bits wide and 4 characters
deep. Including the Transmit Shift Register (UxTSR),
the user effectively has a 5-deep FIFO (First In First
Out) buffer. The UTXBF Status bit (UxSTA<9>)
indicates whether the transmit buffer is full.
If a user attempts to write to a full buffer, the new data
will not be accepted into the FIFO, and no data shift
will occur within the buffer. This enables recovery from
a buffer overrun condition.
The FIFO is reset during any device Reset, but is not
affected when the device enters or wakes up from a
Power Saving mode.
2004 Microchip Technology Inc.
Preliminary
DS70119D-page 109
dsPIC30F6010
18.3.4
TRANSMIT INTERRUPT
18.4.2
RECEIVE BUFFER (UXRXB)
The transmit interrupt flag (U1TXIF or U2TXIF) is
located in the corresponding interrupt flag register.
The receive buffer is 4 words deep. Including the
Receive Shift register (UxRSR), the user effectively
has a 5-word deep FIFO buffer.
The transmitter generates an edge to set the UxTXIF
bit. The condition for generating the interrupt depends
on UTXISEL control bit:
URXDA (UxSTA<0>) = 1 indicates that the receive
buffer has data available. URXDA = 0implies that the
buffer is empty. If a user attempts to read an empty
buffer, the old values in the buffer will be read and no
data shift will occur within the FIFO.
a) If UTXISEL = 0, an interrupt is generated when
a word is transferred from the Transmit buffer to
the Transmit Shift register (UxTSR). This implies
that the transmit buffer has at least one empty
word.
The FIFO is reset during any device Reset. It is not
affected when the device enters or wakes up from a
Power Saving mode.
b) If UTXISEL = 1, an interrupt is generated when
a word is transferred from the Transmit buffer to
the Transmit Shift register (UxTSR) and the
Transmit buffer is empty.
18.4.3
RECEIVE INTERRUPT
The receive interrupt flag (U1RXIF or U2RXIF) can be
read from the corresponding interrupt flag register. The
interrupt flag is set by an edge generated by the
receiver. The condition for setting the receive interrupt
flag depends on the settings specified by the
URXISEL<1:0> (UxSTA<7:6>) control bits.
Switching between the two interrupt modes during
operation is possible and sometimes offers more
flexibility.
18.3.5
TRANSMIT BREAK
a) If URXISEL<1:0> = 00 or 01, an interrupt is
generated every time a data word is transferred
from the Receive Shift Register (UxRSR) to the
Receive Buffer. There may be one or more
characters in the receive buffer.
Setting the UTXBRK bit (UxSTA<11>) will cause the
UxTX line to be driven to logic ‘0’. The UTXBRK bit
overrides all transmission activity. Therefore, the user
should generally wait for the transmitter to be Idle
before setting UTXBRK.
b) If URXISEL<1:0> = 10, an interrupt is generated
when a word is transferred from the Receive
Shift Register (UxRSR) to the Receive Buffer,
which, as a result of the transfer, contains 3
characters.
To send a break character, the UTXBRK bit must be
set by software and must remain set for a minimum of
13 baud clock cycles. The UTXBRK bit is then cleared
by software to generate stop bits. The user must wait
for a duration of at least one or two baud clock cycles
in order to ensure a valid stop bit(s) before reloading
the UxTXB or starting other transmitter activity. Trans-
mission of a break character does not generate a
transmit interrupt.
c) If URXISEL<1:0> = 11, an interrupt is set when
a word is transferred from the Receive Shift
Register (UxRSR) to the Receive Buffer, which,
as a result of the transfer, contains 4 characters
(i.e., becomes full).
Switching between the Interrupt modes during opera-
tion is possible, though generally not advisable during
normal operation.
18.4 Receiving Data
18.4.1
RECEIVING IN 8-BIT OR 9-BIT DATA
MODE
18.5 Reception Error Handling
The following steps must be performed while receiving
8-bit or 9-bit data:
18.5.1
RECEIVE BUFFER OVERRUN
ERROR (OERR BIT)
1. Set up the UART (see Section 18.3.1).
2. Enable the UART (see Section 18.3.1).
The OERR bit (UxSTA<1>) is set if all of the following
conditions occur:
3. A receive interrupt will be generated when one
or more data words have been received,
depending on the receive interrupt settings
specified by the URXISEL bits (UxSTA<7:6>).
a) The receive buffer is full.
b) The receive shift register is full, but unable to
transfer the character to the receive buffer.
4. Read the OERR bit to determine if an overrun
error has occurred. The OERR bit must be reset
in software.
c) The stop bit of the character in the UxRSR is
detected, indicating that the UxRSR needs to
transfer the character to the buffer.
5. Read the received data from UxRXREG. The act
of reading UxRXREG will move the next word to
the top of the receive FIFO, and the PERR and
FERR values will be updated.
Once OERR is set, no further data is shifted in UxRSR
(until the OERR bit is cleared in software or a Reset
occurs). The data held in UxRSR and UxRXREG
remains valid.
DS70119D-page 110
Preliminary
2004 Microchip Technology Inc.
dsPIC30F6010
18.5.2
FRAMING ERROR (FERR)
18.6 Address Detect Mode
The FERR bit (UxSTA<2>) is set if a ‘0’ is detected
instead of a stop bit. If two stop bits are selected, both
stop bits must be ‘1’, otherwise FERR will be set. The
read only FERR bit is buffered along with the received
data. It is cleared on any Reset.
Setting the ADDEN bit (UxSTA<5>) enables this spe-
cial mode, in which a 9th bit (URX8) value of ‘1’ identi-
fies the received word as an address rather than data.
This mode is only applicable for 9-bit data communica-
tion. The URXISEL control bit does not have any
impact on interrupt generation in this mode, since an
interrupt (if enabled) will be generated every time the
received word has the 9th bit set.
18.5.3
PARITY ERROR (PERR)
The PERR bit (UxSTA<3>) is set if the parity of the
received word is incorrect. This error bit is applicable
only if a Parity mode (odd or even) is selected. The
read only PERR bit is buffered along with the received
data bytes. It is cleared on any Reset.
18.7 Loopback Mode
Setting the LPBACK bit enables this special mode in
which the UxTX pin is internally connected to the UxRX
pin. When configured for the Loopback mode, the
UxRX pin is disconnected from the internal UART
receive logic. However, the UxTX pin still functions as
in a normal operation.
18.5.4
IDLE STATUS
When the receiver is active (i.e., between the initial
detection of the start bit and the completion of the stop
bit), the RIDLE bit (UxSTA<4>) is ‘0’. Between the
completion of the stop bit and detection of the next
start bit, the RIDLE bit is ‘1’, indicating that the UART
is Idle.
To select this mode:
a) Configure UART for desired mode of operation.
b) Set LPBACK = 1to enable Loopback mode.
c) Enable transmission as defined in Section 18.3.
18.5.5
RECEIVE BREAK
The receiver will count and expect a certain number of
bit times based on the values programmed in the
PDSEL (UxMODE<2:1>) and STSEL (UxMODE<0>)
bits.
18.8 Baud Rate Generator
The UART has a 16-bit baud rate generator to allow
maximum flexibility in baud rate generation. The baud
rate generator register (UxBRG) is readable and
writable. The baud rate is computed as follows:
If the break is longer than 13 bit times, the reception is
considered complete after the number of bit times
specified by PDSEL and STSEL. The URXDA bit is
set, FERR is set, zeros are loaded into the receive
FIFO, interrupts are generated, if appropriate and the
RIDLE bit is set.
BRG = 16-bit value held in UxBRG register
(0 through 65535)
FCY = Instruction Clock Rate (1/TCY)
The Baud Rate is given by Equation 18-1.
When the module receives a long break signal and the
receiver has detected the start bit, the data bits and
the invalid stop bit (which sets the FERR), the receiver
must wait for a valid stop bit before looking for the next
start bit. It cannot assume that the break condition on
the line is the next start bit.
EQUATION 18-1: BAUD RATE
Baud Rate = FCY / (16*(BRG+1))
Therefore, maximum baud rate possible is
FCY /16 (if BRG = 0),
Break is regarded as a character containing all 0’s,
with the FERR bit set. The break character is loaded
into the buffer. No further reception can occur until a
stop bit is received. Note that RIDLE goes high when
the stop bit has not been received yet.
and the minimum baud rate possible is
FCY / (16* 65536).
With a full 16-bit baud rate generator, at 30 MIPs
operation, the minimum baud rate achievable is
28.5 bps.
2004 Microchip Technology Inc.
Preliminary
DS70119D-page 111
dsPIC30F6010
18.10.2 UART OPERATION DURING CPU
IDLE MODE
18.9 Auto Baud Support
To allow the system to determine baud rates of
received characters, the input can be optionally linked
to a selected capture input. To enable this mode, the
user must program the input capture module to detect
the falling and rising edges of the start bit.
For the UART, the USIDL bit selects if the module will
stop operation when the device enters Idle mode, or
whether the module will continue on Idle. If USIDL = 0,
the module will continue operation during Idle mode. If
USIDL = 1, the module will stop on Idle.
18.10 UART Operation During CPU
Sleep and Idle Modes
18.10.1 UART OPERATION DURING CPU
SLEEP MODE
When the device enters Sleep mode, all clock sources
to the module are shutdown and stay at logic ‘0’. If
entry into Sleep mode occurs while a transmission is
in progress, then the transmission is aborted. The
UxTX pin is driven to logic ‘1’. Similarly, if entry into
Sleep mode occurs while a reception is in progress,
then the reception is aborted. The UxSTA, UxMODE,
transmit and receive registers and buffers, and the
UxBRG register are not affected by Sleep mode.
If the Wake bit (UxMODE<7>) is set before the device
enters Sleep mode, then a falling edge on the UxRX
pin will generate a receive interrupt. The Receive
Interrupt Select Mode bit (URXISEL) has no effect for
this function. If the receive interrupt is enabled, then
this will wake-up the device from Sleep. The UARTEN
bit must be set in order to generate a wake-up
interrupt.
DS70119D-page 112
Preliminary
2004 Microchip Technology Inc.
dsPIC30F6010
2004 Microchip Technology Inc.
Preliminary
DS70119D-page 113
dsPIC30F6010
NOTES:
DS70119D-page 114
Preliminary
2004 Microchip Technology Inc.
dsPIC30F6010
The CAN bus module consists of a protocol engine,
and message buffering/control. The CAN protocol
engine handles all functions for receiving and transmit-
ting messages on the CAN bus. Messages are trans-
mitted by first loading the appropriate data registers.
Status and errors can be checked by reading the
appropriate registers. Any message detected on the
CAN bus is checked for errors and then matched
against filters to see if it should be received and stored
in one of the receive registers.
19.0 CAN MODULE
Note: This data sheet summarizes features of this group
of dsPIC30F devices and is not intended to be a complete
reference source. For more information on the CPU,
peripherals, register descriptions and general device
functionality, refer to the dsPIC30F Family Reference
Manual (DS70046).
19.1 Overview
The Controller Area Network (CAN) module is a serial
interface, useful for communicating with other CAN
modules or microcontroller devices. This interface/
protocol was designed to allow communications within
noisy environments. The dsPIC30F6010 has 2 CAN
modules.
19.2 Frame Types
The CAN module transmits various types of frames,
which include data messages or remote transmission
Requests initiated by the user as other frames that are
automatically generated for control purposes. The
following frame types are supported:
The CAN module is a communication controller imple-
menting the CAN 2.0 A/B protocol, as defined in the
BOSCH specification. The module will support
CAN 1.2, CAN 2.0A, CAN2.0B Passive and CAN 2.0B
Active versions of the protocol. The module implemen-
tation is a full CAN system. The CAN specification is
not covered within this data sheet. The reader may
refer to the BOSCH CAN specification for further
details.
• Standard Data Frame
A Standard Data Frame is generated by a node when
the node wishes to transmit data. It includes a 11-bit
Standard Identifier (SID) but not an 18-bit Extended
Identifier (EID).
• Extended Data Frame
An Extended Data Frame is similar to a Standard Data
Frame, but includes an Extended Identifier as well.
The module features are as follows:
• Implementation of the CAN protocol CAN 1.2,
CAN 2.0A and CAN 2.0B
• Remote Frame
It is possible for a destination node to request the data
from the source. For this purpose, the destination node
sends a Remote Frame with an identifier that matches
the identifier of the required Data Frame. The appropri-
ate data source node will then send a Data Frame as a
response to this Remote request.
• Standard and extended data frames
• 0-8 bytes data length
• Programmable bit rate up to 1 Mbit/sec
• Support for remote frames
• Double buffered receiver with two prioritized
received message storage buffers (each buffer
may contain up to 8 bytes of data)
• Error Frame
An Error Frame is generated by any node that detects
a bus error. An error frame consists of 2 fields: an Error
Flag field and an Error Delimiter field.
• 6 full (standard/extended identifier) acceptance
filters, 2 associated with the high priority receive
buffer, and 4 associated with the low priority
receive buffer
• Overload Frame
• 2 full acceptance filter masks, one each associ-
ated with the high and low priority receive buffers
An Overload Frame can be generated by a node as a
result of 2 conditions. First, the node detects a domi-
nant bit during lnterframe Space which is an illegal
condition. Second, due to internal conditions, the node
is not yet able to start reception of the next message. A
node may generate a maximum of 2 sequential
Overload Frames to delay the start of the next
message.
• Three transmit buffers with application specified
prioritization and abort capability (each buffer may
contain up to 8 bytes of data)
• Programmable wake-up functionality with
integrated low pass filter
• Programmable Loopback mode supports self-test
operation
• Interframe Space
• Signaling via interrupt capabilities for all CAN
receiver and transmitter error states
Interframe Space separates a proceeding frame (of
whatever type) from a following Data or Remote
Frame.
• Programmable clock source
• Programmable link to timer module for
time-stamping and network synchronization
• Low power Sleep and Idle mode
2004 Microchip Technology Inc.
Preliminary
DS70119D-page 115
dsPIC30F6010
FIGURE 19-1:
CAN BUFFERS AND PROTOCOL ENGINE BLOCK DIAGRAM
Acceptance Mask
RXM1
BUFFERS
Acceptance Filter
RXF2
A
c
c
e
p
t
Acceptance Mask
RXM0
Acceptance Filter
RXF3
TXB0
TXB1
TXB2
A
c
c
e
p
t
Acceptance Filter
RXF0
Acceptance Filter
RXF4
Acceptance Filter
RXF1
Acceptance Filter
RXF5
R
X
B
0
R
X
B
1
M
A
B
Identifier
Identifier
Message
Queue
Control
Transmit Byte Sequencer
Data Field
Data Field
Receive
RERRCNT
TERRCNT
Error
Counter
PROTOCOL
ENGINE
Transmit
Error
ErrPas
BusOff
Counter
Transmit Shift
Receive Shift
Protocol
Finite
CRC Check
CRC Generator
State
Machine
Bit
Timing
Logic
Transmit
Logic
Bit Timing
Generator
(1)
(1)
CiTX
CiRX
Note 1: i = 1 or 2 refers to a particular CAN module (CAN1 or CAN2).
DS70119D-page 116
Preliminary
2004 Microchip Technology Inc.
dsPIC30F6010
The module can be programmed to apply a low-pass
filter function to the CiRX input line while the module or
the CPU is in Sleep mode. The WAKFIL bit
(CiCFG2<14>) enables or disables the filter.
19.3 Modes of Operation
The CAN Module can operate in one of several opera-
tion modes selected by the user. These modes include:
• Initialization Mode
• Disable Mode
Note:
Typically, if the CAN module is allowed to
transmit in a particular mode of operation
and a transmission is requested immedi-
ately after the CAN module has been
placed in that mode of operation, the mod-
ule waits for 11 consecutive recessive bits
on the bus before starting transmission. If
the user switches to Disable mode within
this 11-bit period, then this transmission is
aborted and the corresponding TXABT bit
is set and TXREQ bit is cleared.
• Normal Operation Mode
• Listen Only Mode
• Loop Back Mode
• Error Recognition Mode
Modes are requested by setting the REQOP<2:0>
bits (CiCTRL<10:8>), except the Error Recognition
mode which is requested through the RXM<1:0> bits
(CiRXnCON<6:5>, where n = 0 or 1 represents a
particular receive buffer). Entry into
a mode is
acknowledged by monitoring the OPMODE<2:0> bits
(CiCTRL<7:5>). The module will not change the mode
and the OPMODE bits until a change in mode is
acceptable, generally during bus idle time which is
defined as at least 11 consecutive recessive bits.
19.3.3
NORMAL OPERATION MODE
Normal Operating mode is selected when
REQOP<2:0> = ‘000’. In this mode, the module is
activated, the I/O pins will assume the CAN bus
functions. The module will transmit and receive CAN
bus messages via the CxTX and CxRX pins.
19.3.1
INITIALIZATION MODE
In the Initialization mode, the module will not transmit or
receive. The error counters are cleared and the inter-
rupt flags remain unchanged. The programmer will
have access to configuration registers that are access
restricted in other modes. The module will protect the
user from accidentally violating the CAN protocol
through programming errors. All registers which control
the configuration of the module can not be modified
while the module is on-line. The CAN module will not
be allowed to enter the Configuration mode while a
transmission is taking place. The Configuration mode
serves as a lock to protect the following registers.
19.3.4
LISTEN ONLY MODE
If the Listen Only mode is activated, the module on the
CAN bus is passive. The transmitter buffers revert to
the Port I/O function. The receive pins remain inputs.
For the receiver, no error flags or acknowledge signals
are sent. The error counters are deactivated in this
state. The Listen Only mode can be used for detecting
the baud rate on the CAN bus. To use this, it is neces-
sary that there are at least two further nodes that
communicate with each other.
19.3.5
ERROR RECOGNITION MODE
• All Module Control Registers
The module can be set to ignore all errors and receive
any message. The Error Recognition mode is activated
by setting the RXM<1:0> bits (CiRXnCON<6:5>) regis-
ters to ‘11’. In this mode the data which is in the
message assembly buffer until the time an error
occurred, is copied in the receive buffer and can be
read via the CPU interface.
• Baud Rate and interrupt Configuration Registers
• Bus Timing Registers
• Identifier Acceptance Filter Registers
• Identifier Acceptance Mask Registers
19.3.2
DISABLE MODE
In Disable mode, the module will not transmit or
receive. The module has the ability to set the WAKIF bit
due to bus activity, however any pending interrupts will
remain and the error counters will retain their value.
19.3.6
LOOP BACK MODE
If the Loopback mode is activated, the module will con-
nect the internal transmit signal to the internal receive
signal at the module boundary. The transmit and
receive pins revert to their Port I/O function.
If the REQOP<2:0> bits (CiCTRL<10:8>) = ‘001’, the
module will enter the Module Disable mode. If the mod-
ule is active, the module will wait for 11 recessive bits
on the CAN bus, detect that condition as an idle bus,
then accept the module disable command. When the
OPMODE<2:0> bits (CiCTRL<7:5>) = ‘001’, that indi-
cates whether the module successfully went into Mod-
ule Disable mode. The I/O pins will revert to normal I/O
function when the module is in the Module Disable
mode.
2004 Microchip Technology Inc.
Preliminary
DS70119D-page 117
dsPIC30F6010
19.4.4
RECEIVE OVERRUN
19.4 Message Reception
An overrun condition occurs when the Message
Assembly Buffer (MAB) has assembled valid
19.4.1
RECEIVE BUFFERS
a
The CAN bus module has 3 receive buffers. However,
one of the receive buffers is always committed to mon-
itoring the bus for incoming messages. This buffer is
called the message assembly buffer (MAB). So there
are 2 receive buffers visible, RXB0 and RXB1, that can
received message, the message is accepted through
the acceptance filters, and when the receive buffer
associated with the filter has not been designated as
clear of the previous message.
The overrun error flag, RXnOVR (CiINTF<15> or
CiINTF<14>) and the ERRIF bit (CiINTF<5>) will be set
and the message in the MAB will be discarded.
essentially instantaneously receive
message from the protocol engine.
a
complete
All messages are assembled by the MAB, and are
transferred to the RXBn buffers only if the acceptance
filter criterion are met. When a message is received,
the RXnIF flag (CiINTF<0> or CiINRF<1>) will be set.
This bit can only be set by the module when a message
is received. The bit is cleared by the CPU when it has
completed processing the message in the buffer. If the
RXnIE bit (CiINTE<0> or CiINTE<1>) is set, an inter-
rupt will be generated when a message is received.
If the DBEN bit is clear, RXB1 and RXB0 operate inde-
pendently. When this is the case, a message intended
for RXB0 will not be diverted into RXB1 if RXB0
contains an unread message and the RX0OVR bit will
be set.
If the DBEN bit is set, the overrun for RXB0 is handled
differently. If a valid message is received for RXB0 and
RXFUL = 1indicates that RXB0 is full, and RXFUL = 0
indicates that RXB1 is empty, the message for RXB0
will be loaded into RXB1. An overrun error will not be
generated for RXB0. If a valid message is received for
RXB0 and RXFUL = 1, and RXFUL = 1indicating that
both RXB0 and RXB1 are full, the message will be lost
and an overrun will be indicated for RXB1.
RXF0 and RXF1 filters with RXM0 mask are associated
with RXB0. The filters RXF2, RXF3, RXF4, and RXF5
and the mask RXM1 are associated with RXB1.
19.4.2
MESSAGE ACCEPTANCE FILTERS
The message acceptance filters and masks are used to
determine if a message in the message assembly
buffer should be loaded into either of the receive buff-
ers. Once a valid message has been received into the
Message Assembly Buffer (MAB), the identifier fields of
the message are compared to the filter values. If there
is a match, that message will be loaded into the
appropriate receive buffer.
19.4.5
RECEIVE ERRORS
The CAN module will detect the following receive
errors:
• Cyclic Redundancy Check (CRC) Error
• Bit Stuffing Error
• Invalid message receive error
The acceptance filter looks at incoming messages for
the RXIDE bit (CiRXnSID<0>) to determine how to
compare the identifiers. If the RXIDE bit is clear, the
message is a standard frame, and only filters with the
EXIDE bit (CiRXFnSID<0>) clear are compared. If the
RXIDE bit is set, the message is an extended frame,
and only filters with the EXIDE bit set are compared.
Configuring the RXM<1:0> bits to 01 or 10 can
override the EXIDE bit.
These receive errors do not generate an interrupt.
However, the receive error counter is incremented by
one in case one of these errors occur. The RXWAR bit
(CiINTF<9>) indicates that the Receive Error Counter
has reached the CPU warning limit of 96 and an
interrupt is generated.
19.4.6
RECEIVE INTERRUPTS
Receive interrupts can be divided into 3 major groups,
each including various conditions that generate
interrupts:
19.4.3
MESSAGE ACCEPTANCE FILTER
MASKS
• Receive Interrupt
The mask bits essentially determine which bits to apply
the filter to. If any mask bit is set to a zero, then that bit
will automatically be accepted regardless of the filter
bit. There are 2 programmable acceptance filter masks
associated with the receive buffers, one for each buffer.
A message has been successfully received and loaded
into one of the receive buffers. This interrupt is acti-
vated immediately after receiving the End-of-Frame
(EOF) field. Reading the RXnIF flag will indicate which
receive buffer caused the interrupt.
• Wake-up interrupt
The CAN module has woken up from Disable mode or
the device has woken up from Sleep mode.
DS70119D-page 118
Preliminary
2004 Microchip Technology Inc.
dsPIC30F6010
• Receive Error Interrupts
Setting TXREQ bit simply flags a message buffer as
enqueued for transmission. When the module detects
an available bus, it begins transmitting the message
which has been determined to have the highest priority.
A receive error interrupt will be indicated by the ERRIF
bit. This bit shows that an error condition occurred. The
source of the error can be determined by checking the
bits in the CAN Interrupt Status Register CiINTF.
If the transmission completes successfully on the first
attempt, the TXREQ bit is cleared automatically and an
interrupt is generated if TXIE was set.
• Invalid message received
• If any type of error occurred during reception of
the last message, an error will be indicated by the
IVRIF bit.
If the message transmission fails, one of the error
condition flags will be set and the TXREQ bit will
remain set indicating that the message is still pending
for transmission. If the message encountered an error
condition during the transmission attempt, the TXERR
bit will be set and the error condition may cause an
interrupt. If the message loses arbitration during the
transmission attempt, the TXLARB bit is set. No
interrupt is generated to signal the loss of arbitration.
• Receiver overrun
• The RXnOVR bit indicates that an overrun condi-
tion occurred.
• Receiver warning
• The RXWAR bit indicates that the Receive Error
Counter (RERRCNT<7:0>) has reached the
Warning limit of 96.
19.5.4
ABORTING MESSAGE
TRANSMISSION
• Receiver error passive
• The RXEP bit indicates that the Receive Error
Counter has exceeded the Error Passive limit of
127 and the module has gone into Error Passive
state.
The system can also abort a message by clearing the
TXREQ bit associated with each message buffer. Set-
ting the ABAT bit (CiCTRL<12>) will request an abort of
all pending messages. If the message has not yet
started transmission, or if the message started but is
interrupted by loss of arbitration or an error, the abort
will be processed. The abort is indicated when the
module sets the TXABT bit, and the TXnIF flag is not
automatically set.
19.5 Message Transmission
19.5.1
TRANSMIT BUFFERS
The CAN module has three transmit buffers. Each of
the three buffers occupies 14 bytes of data. Eight of the
bytes are the maximum 8 bytes of the transmitted mes-
sage. Five bytes hold the standard and extended
identifiers and other message arbitration information.
19.5.5
TRANSMISSION ERRORS
The CAN module will detect the following transmission
errors:
19.5.2
TRANSMIT MESSAGE PRIORITY
• Acknowledge Error
• Form Error
Transmit priority is a prioritization within each node of the
pending transmittable messages. There are 4 levels of
transmit priority. If TXPRI<1:0> (CiTXnCON<1:0>, where
n = 0, 1 or 2 represents a particular transmit buffer) for a
particular message buffer is set to ‘11’, that buffer has the
highest priority. If TXPRI<1:0> for a particular message
buffer is set to ‘10’ or ‘01’, that buffer has an intermediate
priority. If TXPRI<1:0> for a particular message buffer is
‘00’, that buffer has the lowest priority.
• Bit Error
These transmission errors will not necessarily generate
an interrupt but are indicated by the transmission error
counter. However, each of these errors will cause the
transmission error counter to be incremented by one.
Once the value of the error counter exceeds the value
of 96, the ERRIF (CiINTF<5>) and the TXWAR bit
(CiINTF<10>) are set. Once the value of the error
counter exceeds the value of 96, an interrupt is gener-
ated and the TXWAR bit in the error flag register is set.
19.5.3
TRANSMISSION SEQUENCE
To initiate transmission of the message, the TXREQ bit
(CiTXnCON<3>) must be set. The CAN bus module
resolves any timing conflicts between setting of the
TXREQ bit and the Start of Frame (SOF), ensuring
that if the priority was changed, it is resolved correctly
before the SOF occurs. When TXREQ is set, the
TXABT (CiTXnCON<6>), TXLARB (CiTXnCON<5>)
and TXERR (CiTXnCON<4>) flag bits are
automatically cleared.
2004 Microchip Technology Inc.
Preliminary
DS70119D-page 119
dsPIC30F6010
19.5.6
TRANSMIT INTERRUPTS
19.6 Baud Rate Setting
Transmit interrupts can be divided into 2 major groups,
each including various conditions that generate
interrupts:
All nodes on any particular CAN bus must have the
same nominal bit rate. In order to set the baud rate, the
following parameters have to be initialized:
• Transmit Interrupt
• Synchronization Jump Width
• Baud rate prescaler
At least one of the three transmit buffers is empty (not
scheduled) and can be loaded to schedule a message
for transmission. Reading the TXnIF flags will indicate
which transmit buffer is available and caused the
interrupt.
• Phase segments
• Length determination of Phase2 Seg
• Sample Point
• Propagation segment bits
• Transmit Error Interrupts
19.6.1
BIT TIMING
A transmission error interrupt will be indicated by the
ERRIF flag. This flag shows that an error condition
occurred. The source of the error can be determined by
checking the error flags in the CAN Interrupt Status reg-
ister, CiINTF. The flags in this register are related to
receive and transmit errors.
All controllers on the CAN bus must have the same
baud rate and bit length. However, different controllers
are not required to have the same master oscillator
clock. At different clock frequencies of the individual
controllers, the baud rate has to be adjusted by adjust-
ing the number of time quanta in each segment.
• Transmitter Warning Interrupt
• The TXWAR bit indicates that the Transmit Error
Counter has reached the CPU warning limit of 96.
The Nominal Bit Time can be thought of as being
divided into separate non-overlapping time segments.
These segments are shown in Figure 19-2.
• Transmitter Error Passive
• The TXEP bit (CiINTF<12>) indicates that the
Transmit Error Counter has exceeded the Error
Passive limit of 127 and the module has gone to
Error Passive state.
•
•
•
•
Synchronization segment (Sync Seg)
Propagation time segment (Prop Seg)
Phase segment 1 (Phase1 Seg)
Phase segment 2 (Phase2 Seg)
• Bus Off
The time segments and also the nominal bit time are
made up of integer units of time called time quanta or
TQ. By definition, the Nominal Bit Time has a minimum
of 8 TQ and a maximum of 25 TQ. Also, by definition,
the minimum nominal bit time is 1 µsec, corresponding
to a maximum bit rate of 1 MHz.
• The TXBO bit (CiINTF<13>) indicates that the
Transmit Error Counter has exceeded 255 and
the module has gone to Bus Off state.
FIGURE 19-2:
CAN BIT TIMING
Input Signal
Prop
Phase
Segment 1
Phase
Sync
Sync
Segment
Segment 2
Sample Point
TQ
DS70119D-page 120
Preliminary
2004 Microchip Technology Inc.
dsPIC30F6010
19.6.2
PRESCALER SETTING
19.6.5
SAMPLE POINT
There is a programmable prescaler, with integral val-
ues ranging from 1 to 64, in addition to a fixed divide-
by-2 for clock generation. The Time Quantum (TQ) is a
fixed unit of time derived from the oscillator period, and
is given by Equation 19-1, where FCAN is FCY (if the
CANCKS bit is set or 4 FCY (if CANCKS is cleared).
The Sample Point is the point of time at which the bus
level is read and interpreted as the value of that respec-
tive bit. The location is at the end of Phase1 Seg. If the
bit timing is slow and contains many TQ, it is possible to
specify multiple sampling of the bus line at the sample
point. The level determined by the CAN bus then corre-
sponds to the result from the majority decision of three
values. The majority samples are taken at the sample
point and twice before with a distance of TQ/2. The
CAN module allows the user to chose between sam-
pling three times at the same point or once at the same
point, by setting or clearing the SAM bit (CiCFG2<6>).
Note:
FCAN must not exceed 30 MHz. If
CANCKS = 0, then FCY must not exceed
7.5 MHz.
EQUATION 19-1: TIME QUANTUM FOR
CLOCK GENERATION
Typically, the sampling of the bit should take place at
about 60-70% through the bit time, depending on the
system parameters.
TQ = 2 ( BRP<5:0> + 1 ) / FCAN
19.6.6
SYNCHRONIZATION
19.6.3
PROPAGATION SEGMENT
To compensate for phase shifts between the oscillator
frequencies of the different bus stations, each CAN
controller must be able to synchronize to the relevant
signal edge of the incoming signal. When an edge in
the transmitted data is detected, the logic will compare
the location of the edge to the expected time (Synchro-
nous Segment). The circuit will then adjust the values
of Phase1 Seg and Phase2 Seg. There are 2
mechanisms used to synchronize.
This part of the bit time is used to compensate physical
delay times within the network. These delay times con-
sist of the signal propagation time on the bus line and
the internal delay time of the nodes. The Propagation
Segment can be programmed from 1 TQ to 8 TQ by
setting the PRSEG<2:0> bits (CiCFG2<2:0>).
19.6.4
PHASE SEGMENTS
The phase segments are used to optimally locate the
sampling of the received bit within the transmitted bit
time. The sampling point is between Phase1 Seg and
Phase2 Seg. These segments are lengthened or short-
ened by re-synchronization. The end of the Phase1
Seg determines the sampling point within a bit period.
The segment is programmable from 1 TQ to 8 TQ.
Phase2 Seg provides delay to the next transmitted data
transition. The segment is programmable from 1 TQ to
8 TQ, or it may be defined to be equal to the greater of
Phase1 Seg or the Information Processing Time
(2 TQ). The Phase1 Seg is initialized by setting bits
SEG1PH<2:0> (CiCFG2<5:3>), and Phase2 Seg is ini-
tialized by setting SEG2PH<2:0> (CiCFG2<10:8>).
19.6.6.1
Hard Synchronization
Hard Synchronization is only done whenever there is a
'recessive' to 'dominant' edge during Bus Idle, indicat-
ing the start of a message. After hard synchronization,
the bit time counters are restarted with the Synchro-
nous Segment. Hard synchronization forces the edge
which has caused the hard synchronization to lie within
the synchronization segment of the restarted bit time. If
a hard synchronization is done, there will not be a
re-synchronization within that bit time.
19.6.6.2
Re-synchronization
As a result of re-synchronization, Phase1 Seg may be
lengthened or Phase2 Seg may be shortened. The
amount of lengthening or shortening of the phase
buffer segment has an upper bound known as the Syn-
chronization Jump Width, and is specified by the
SJW<1:0> bits (CiCFG1<7:6>). The value of the syn-
chronization jump width will be added to Phase1 Seg or
subtracted from Phase2 Seg. The re-synchronization
jump width is programmable between 1 TQ and 4 TQ.
The following requirement must be fulfilled while setting
the lengths of the Phase Segments:
• Propagation Segment + Phase1 Seg > = Phase2
Seg
The following requirement must be fulfilled while setting
the SJW<1:0> bits:
• Phase2 Seg > Synchronization Jump Width
2004 Microchip Technology Inc.
Preliminary
DS70119D-page 121
dsPIC30F6010
DS70119D-page 122
Preliminary
2004 Microchip Technology Inc.
dsPIC30F6010
2004 Microchip Technology Inc.
Preliminary
DS70119D-page 123
dsPIC30F6010
DS70119D-page 124
Preliminary
2004 Microchip Technology Inc.
dsPIC30F6010
2004 Microchip Technology Inc.
Preliminary
DS70119D-page 125
dsPIC30F6010
NOTES:
DS70119D-page 126
Preliminary
2004 Microchip Technology Inc.
dsPIC30F6010
The A/D module has six 16-bit registers:
20.0 10-BIT HIGH SPEED ANALOG-
TO-DIGITAL CONVERTER (A/D)
MODULE
• A/D Control Register1 (ADCON1)
• A/D Control Register2 (ADCON2)
• A/D Control Register3 (ADCON3)
Note: This data sheet summarizes features of this group
of dsPIC30F devices and is not intended to be a complete
reference source. For more information on the CPU,
peripherals, register descriptions and general device
functionality, refer to the dsPIC30F Family Reference
Manual (DS70046).
• A/D Input Select Register (ADCHS)
• A/D Port Configuration Register (ADPCFG)
• A/D Input Scan Selection Register (ADCSSL)
The ADCON1, ADCON2 and ADCON3 registers con-
trol the operation of the A/D module. The ADCHS reg-
ister selects the input channels to be converted. The
ADPCFG register configures the port pins as analog
inputs or as digital I/O. The ADCSSL register selects
inputs for scanning.
The10-bit high-speed analog-to-digital converter (A/D)
allows conversion of an analog input signal to a 10-bit
digital number. This module is based on a Successive
Approximation Register (SAR) architecture, and pro-
vides a maximum sampling rate of 500 ksps. The A/D
module has 16 analog inputs which are multiplexed into
four sample and hold amplifiers. The output of the sam-
ple and hold is the input into the converter, which gen-
erates the result. The analog reference voltages are
software selectable to either the device supply voltage
(AVDD/AVSS) or the voltage level on the (VREF+/VREF-)
pin. The A/D converter has a unique feature of being
able to operate while the device is in Sleep mode.
Note:
The SSRC<2:0>, ASAM, SIMSAM,
SMPI<3:0>, BUFM and ALTS bits, as well
as the ADCON3 and ADCSSL registers,
must not be written to while ADON = 1.
This would lead to indeterminate results.
The block diagram of the A/D module is shown in
Figure 20-1.
2004 Microchip Technology Inc.
Preliminary
DS70119D-page 127
dsPIC30F6010
FIGURE 20-1:
10-BIT HIGH SPEED A/D FUNCTIONAL BLOCK DIAGRAM
AVSS
AVDD
VREF+
VREF-
AN0
AN3
AN0
AN1
AN2
+
CH1
ADC
S/H
AN6
AN9
-
10-bit Result
Conversion Logic
AN1
AN4
+
CH2
S/H
AN7
-
AN10
16-word, 10-bit
Dual Port
Buffer
AN2
AN5
+
CH3
S/H
AN8
CH1,CH2,
CH3,CH0
-
AN11
Sample/Sequence
Control
sample
AN0
AN1
AN2
AN3
input
switches
Input Mux
Control
AN3
AN4
AN4
AN5
AN5
AN6
AN6
AN7
AN7
AN8
AN8
AN9
AN9
AN10
AN11
AN12
AN13
AN14
AN15
AN10
AN11
AN12
AN13
AN14
AN15
+
CH0
S/H
-
AN1
DS70119D-page 128
Preliminary
2004 Microchip Technology Inc.
dsPIC30F6010
The CHPS bits selects how many channels are sam-
pled. This can vary from 1, 2 or 4 channels. If CHPS
selects 1 channel, the CH0 channel will be sampled at
the sample clock and converted. The result is stored in
the buffer. If CHPS selects 2 channels, the CH0 and
CH1 channels will be sampled and converted. If CHPS
selects 4 channels, the CH0, CH1, CH2 and CH3
channels will be sampled and converted.
20.1 A/D Result Buffer
The module contains a 16-word dual port read-only
buffer, called ADCBUF0...ADCBUFF, to buffer the A/D
results. The RAM is 10-bits wide, but is read into different
format 16-bit words. The contents of the sixteen A/D
conversion result buffer registers, ADCBUF0 through
ADCBUFF, cannot be written by user software.
The SMPI bits select the number of acquisition/conver-
sion sequences that would be performed before an
interrupt occurs. This can vary from 1 sample per
interrupt to 16 samples per interrupt.
20.2 Conversion Operation
After the A/D module has been configured, the sample
acquisition is started by setting the SAMP bit. Various
sources, such as a programmable bit, timer time-outs and
external events, will terminate acquisition and start a con-
version. When the A/D conversion is complete, the result
is loaded into ADCBUF0...ADCBUFF, and the A/D
interrupt flag ADIF and the DONE bit are set after the
number of samples specified by the SMPI bit.
The user cannot program a combination of CHPS and
SMPI bits that specifies more than 16 conversions per
interrupt, or 8 conversions per interrupt, depending on
the BUFM bit. The BUFM bit, when set, will split the
16--word results buffer (ADCBUF0...ADCBUFF) into
two 8-word groups. Writing to the 8-word buffers will be
alternated on each interrupt event. Use of the BUFM bit
will depend on how much time is available for moving
data out of the buffers after the interrupt, as determined
by the application.
The following steps should be followed for doing an
A/D conversion:
1. Configure the A/D module:
- Configure analog pins, voltage reference and
digital I/O
If the processor can quickly unload a full buffer within
the time it takes to acquire and convert one channel,
the BUFM bit can be ‘0’ and up to 16 conversions may
be done per interrupt. The processor will have one
sample and conversion time to move the sixteen
conversions.
- Select A/D input channels
- Select A/D conversion clock
- Select A/D conversion trigger
- Turn on A/D module
2. Configure A/D interrupt (if required):
- Clear ADIF bit
If the processor cannot unload the buffer within the
acquisition and conversion time, the BUFM bit should
be ‘1’. For example, if SMPI<3:0> (ADCON2<5:2>) =
0111, then eight conversions will be loaded into 1/2 of
the buffer, following which an interrupt occurs. The next
eight conversions will be loaded into the other 1/2 of the
buffer. The processor will have the entire time between
interrupts to move the eight conversions.
- Select A/D interrupt priority
3. Start sampling.
4. Wait the required acquisition time.
5. Trigger acquisition end, start conversion
6. Wait for A/D conversion to complete, by either:
- Waiting for the A/D interrupt
The ALTS bit can be used to alternate the inputs
selected during the sampling sequence. The input mul-
tiplexer has two sets of sample inputs: MUX A and
MUX B. If the ALTS bit is ‘0’, only the MUX A inputs are
selected for sampling. If the ALTS bit is ‘1’ and
SMPI<3:0> = 0000, on the first sample/convert
sequence, the MUX A inputs are selected, and on the
next acquire/convert sequence, the MUX B inputs are
selected.
7. Read A/D result buffer, clear ADIF if required.
20.3 Selecting the Conversion
Sequence
Several groups of control bits select the sequence in
which the A/D connects inputs to the sample/hold
channels, converts channels, writes the buffer memory,
and generates interrupts. The sequence is controlled
by the sampling clocks.
The CSCNA bit (ADCON2<10>) will allow the CH0
channel inputs to be alternately scanned across a
selected number of analog inputs for the MUX A group.
The inputs are selected by the ADCSSL register. If a
particular bit in the ADCSSL register is ‘1’, the corre-
sponding input is selected. The inputs are always
scanned from lower to higher numbered inputs, starting
after each interrupt. If the number of inputs selected is
greater than the number of samples taken per interrupt,
the higher numbered inputs are unused.
The SIMSAM bit controls the acquire/convert
sequence for multiple channels. If the SIMSAM bit is
‘0’, the two or four selected channels are acquired and
converted sequentially, with two or four sample clocks.
If the SIMSAM bit is ‘1’, two or four selected channels
are acquired simultaneously, with one sample clock.
The channels are then converted sequentially. Obvi-
ously, if there is only 1 channel selected, the SIMSAM
bit is not applicable.
2004 Microchip Technology Inc.
Preliminary
DS70119D-page 129
dsPIC30F6010
20.4 Programming the Start of
Conversion Trigger
20.6 Selecting the A/D Conversion
Clock
The conversion trigger will terminate acquisition and
start the requested conversions.
The A/D conversion requires 12 TAD. The source of the
A/D conversion clock is software selected using a six
bit counter. There are 64 possible options for TAD.
The SSRC<2:0> bits select the source of the
conversion trigger.
EQUATION 20-1: A/D CONVERSION CLOCK
The SSRC bits provide for up to 5 alternate sources of
conversion trigger.
TAD = TCY * (0.5*(ADCS<5:0> +1))
TAD
When SSRC<2:0> = 000, the conversion trigger is
under software control. Clearing the SAMP bit will
cause the conversion trigger.
ADCS<5:0> = 2
– 1
TCY
The internal RC oscillator is selected by setting the
ADRC bit.
When SSRC<2:0> = 111 (Auto Start mode), the con-
version trigger is under A/D clock control. The SAMC
bits select the number of A/D clocks between the start
of acquisition and the start of conversion. This provides
the fastest conversion rates on multiple channels.
SAMC must always be at least 1 clock cycle.
For correct A/D conversions, the A/D conversion clock
(TAD) must be selected to ensure a minimum TAD time
of 154 nsec (for VDD = 5V). Refer to the Electrical
Specifications section for minimum TAD under other
operating conditions.
Other trigger sources can come from timer modules,
Motor Control PWM module, or external interrupts.
Example 20-1 shows a sample calculation for the
ADCS<5:0> bits, assuming a device operating speed
of 30 MIPS.
Note:
To operate the A/D at the maximum spec-
ified conversion speed, the Auto Convert
Trigger option should be selected (SSRC
= 111) and the Auto Sample Time bits
shoud be set to 1 TAD (SAMC = 00001).
This configuration will give a total conver-
sion period (sample + convert) of 13 TAD.
EXAMPLE 20-1:
A/D CONVERSION CLOCK
CALCULATION
Minimum TAD = 154 nsec
TCY = 33 nsec (30 MIPS)
The use of any other conversion trigger
will result in additional TAD cycles to
synchronize the external event to the A/D.
TAD
ADCS<5:0> = 2
– 1
TCY
154 nsec
= 2 •
– 1
33 nsec
20.5 Aborting a Conversion
= 8.33
Clearing the ADON bit during a conversion will abort
the current conversion and stop the sampling sequenc-
ing. The ADCBUF will not be updated with the partially
completed A/D conversion sample. That is, the
ADCBUF will continue to contain the value of the last
completed conversion (or the last value written to the
ADCBUF register).
Therefore,
Set ADCS<5:0> = 9
TCY
Actual TAD =
(ADCS<5:0> + 1)
2
33 nsec
=
(9 + 1)
2
If the clearing of the ADON bit coincides with an auto
start, the clearing has a higher priority.
= 165 nsec
After the A/D conversion is aborted, a 2 TAD wait is
required before the next sampling may be started by
setting the SAMP bit.
If sequential sampling is specified, the A/D will continue
at the next sample pulse which corresponds with the
next channel converted. If simultaneous sampling is
specified, the A/D will continue with the next
multi-channel group conversion sequence.
DS70119D-page 130
Preliminary
2004 Microchip Technology Inc.
dsPIC30F6010
The user must allow at least 1 TAD period of sampling
time, TSAMP, between conversions to allow each sam-
ple to be acquired. This sample time may be controlled
manually in software by setting/clearing the SAMP bit,
or it may be automatically controlled by the A/D con-
verter. In an automatic configuration, the user must
allow enough time between conversion triggers so that
the minimum sample time can be satisfied. Refer to the
Electrical Specifications for TAD and sample time
requirements.
20.7 A/D Acquisition Requirements
The analog input model of the 10-bit A/D converter is
shown in Figure 20-2. The total sampling time for the
A/D is a function of the internal amplifier settling time,
device VDD and the holding capacitor charge time.
For the A/D converter to meet its specified accuracy,
the charge holding capacitor (CHOLD) must be allowed
to fully charge to the voltage level on the analog input
pin. The source impedance (RS), the interconnect
impedance (RIC), and the internal sampling switch
(RSS) impedance combine to directly affect the time
required to charge the capacitor CHOLD. The combined
impedance of the analog sources must therefore be
small enough to fully charge the holding capacitor
within the chosen sample time. To minimize the effects
of pin leakage currents on the accuracy of the A/D con-
verter, the maximum recommended source imped-
ance, RS, is 5 kΩ. After the analog input channel is
selected (changed), this sampling function must be
completed prior to starting the conversion. The internal
holding capacitor will be in a discharged state prior to
each sample operation.
FIGURE 20-2:
A/D CONVERTER ANALOG INPUT MODEL
VDD
RIC ≤ 250Ω
RSS ≤ 3 kΩ
Sampling
Switch
VT = 0.6V
ANx
RSS
Rs
CHOLD
CPIN
= DAC capacitance
= 4.4 pF
VA
I leakage
500 nA
VT = 0.6V
VSS
Legend: CPIN
= input capacitance
= threshold voltage
I leakage = leakage current at the pin due to
various junctions
VT
RIC
= interconnect resistance
RSS
= sampling switch resistance
= sample/hold capacitance (from DAC)
CHOLD
Note: CPIN value depends on device package and is not tested. Effect of CPIN negligible if Rs ≤ 5 kΩ.
2004 Microchip Technology Inc.
Preliminary
DS70119D-page 131
dsPIC30F6010
If the A/D interrupt is enabled, the device will wake-up
from Sleep. If the A/D interrupt is not enabled, the A/D
module will then be turned off, although the ADON bit
will remain set.
20.8 Module Power-down Modes
The module has 3 internal power modes. When the
ADON bit is ‘1’, the module is in Active mode; it is fully
powered and functional. When ADON is ‘0’, the module
is in Off mode. The digital and analog portions of the
circuit are disabled for maximum current savings. In
order to return to the Active mode from Off mode, the
user must wait for the ADC circuitry to stabilize.
20.9.2
A/D OPERATION DURING CPU IDLE
MODE
The ADSIDL bit selects if the module will stop on Idle or
continue on Idle. If ADSIDL = 0, the module will con-
tinue operation on assertion of Idle mode. If ADSIDL =
1, the module will stop on Idle.
20.9 A/D Operation During CPU Sleep
and Idle Modes
20.10 Effects of a Reset
20.9.1
A/D OPERATION DURING CPU
SLEEP MODE
A device Reset forces all registers to their Reset state.
This forces the A/D module to be turned off, and any
conversion and acquisition sequence is aborted. The
values that are in the ADCBUF registers are not modi-
fied. The A/D result register will contain unknown data
after a Power-on Reset.
When the device enters Sleep mode, all clock sources
to the module are shutdown and stay at logic ‘0’.
If Sleep occurs in the middle of a conversion, the con-
version is aborted. The converter will not continue with
a partially completed conversion on exit from Sleep
mode.
20.11 Output Formats
Register contents are not affected by the device
entering or leaving Sleep mode.
The A/D result is 10-bits wide. The data buffer RAM is
also 10-bits wide. The 10-bit data can be read in one of
four different formats. The FORM<1:0> bits select the
format. Each of the output formats translates to a 16-bit
result on the data bus.
The A/D module can operate during Sleep mode if the
A/D clock source is set to RC (ADRC = 1). When the
RC clock source is selected, the A/D module waits one
instruction cycle before starting the conversion. This
allows the SLEEP instruction to be executed, which
eliminates all digital switching noise from the conver-
sion. When the conversion is complete, the Done bit
will be set and the result loaded into the ADCBUF
register.
Write data will always be in right justified (integer)
format.
FIGURE 20-3:
A/D OUTPUT DATA FORMATS
RAM Contents:
d09 d08 d07 d06 d05 d04 d03 d02 d01 d00
Read to Bus:
Signed Fractional (1.15)
Fractional (1.15)
Signed Integer
Integer
d09 d08 d07 d06 d05 d04 d03 d02 d01 d00
0
0
0
0
0
0
d09 d08 d07 d06 d05 d04 d03 d02 d01 d00
0
0
0
0
0
0
d09 d09 d09 d09 d09 d09 d09 d08 d07 d06 d05 d04 d03 d02 d01 d00
0
0
0
0
0
0
d09 d08 d07 d06 d05 d04 d03 d02 d01 d00
DS70119D-page 132
Preliminary
2004 Microchip Technology Inc.
dsPIC30F6010
20.12 Configuring Analog Port Pins
20.13 Connection Considerations
The use of the ADPCFG and TRIS registers control the
operation of the A/D port pins. The port pins that are
desired as analog inputs must have their correspond-
ing TRIS bit set (input). If the TRIS bit is cleared (out-
put), the digital output level (VOH or VOL) will be
converted.
The analog inputs have diodes to VDD and VSS as ESD
protection. This requires that the analog input be
between VDD and VSS. If the input voltage exceeds this
range by greater than 0.3V (either direction), one of the
diodes becomes forward biased and it may damage the
device if the input current specification is exceeded.
The A/D operation is independent of the state of the
CH0SA<3:0>/CH0SB<3:0> bits and the TRIS bits.
An external RC filter is sometimes added for anti-
aliasing of the input signal. The R component should be
selected to ensure that the sampling time requirements
are satisfied. Any external components connected (via
high impedance) to an analog input pin (capacitor,
zener diode, etc.) should have very little leakage
current at the pin.
When reading the PORT register, all pins configured as
analog input channels will read as cleared.
Pins configured as digital inputs will not convert an ana-
log input. Analog levels on any pin that is defined as a
digital input (including the ANx pins), may cause the
input buffer to consume current that exceeds the
device specifications.
2004 Microchip Technology Inc.
Preliminary
DS70119D-page 133
dsPIC30F6010
DS70119D-page 134
Preliminary
2004 Microchip Technology Inc.
dsPIC30F6010
21.1 Oscillator System Overview
21.0 SYSTEM INTEGRATION
The dsPIC30F oscillator system has the following
modules and features:
Note: This data sheet summarizes features of this group
of dsPIC30F devices and is not intended to be a complete
reference source. For more information on the CPU,
peripherals, register descriptions and general device
functionality, refer to the dsPIC30F Family Reference
Manual (DS70046). For more information on the device
instruction set and programming, refer to the dsPIC30F
Programmer’s Reference Manual (DS70030).
• Various external and internal oscillator options as
clock sources
• An on-chip PLL to boost internal operating
frequency
• A clock switching mechanism between various
clock sources
There are several features intended to maximize sys-
tem reliability, minimize cost through elimination of
external components, provide power saving operating
modes and offer code protection:
• Programmable clock postscaler for system power
savings
• A Fail-Safe Clock Monitor (FSCM) that detects
clock failure and takes fail-safe measures
• Oscillator Selection
• Reset
• Clock Control Register OSCCON
- Power-on Reset (POR)
- Power-up Timer (PWRT)
- Oscillator Start-up Timer (OST)
- Programmable Brown-out Reset (BOR)
• Watchdog Timer (WDT)
• Power Saving modes (Sleep and Idle)
• Code Protection
• Configuration bits for main oscillator selection
Table 21-1 provides a summary of the dsPIC30F
oscillator operating modes. A simplified diagram of the
oscillator system is shown in Figure 21-1.
Configuration bits determine the clock source upon
Power-on Reset (POR) and Brown-out Reset (BOR).
Thereafter, the clock source can be changed between
permissible clock sources. The OSCCON register
controls the clock switching and reflects system clock
related status bits.
• Unit ID Locations
• In-Circuit Serial Programming (ICSP)
dsPIC30F devices have a Watchdog Timer, which is
permanently enabled via the configuration bits or can
be software controlled. It runs off its own RC oscillator
for added reliability. There are two timers that offer nec-
essary delays on power-up. One is the Oscillator Start-
up Timer (OST), intended to keep the chip in Reset until
the crystal oscillator is stable. The other is the Power-
up Timer (PWRT), which provides a delay on power-up
only, designed to keep the part in Reset while the
power supply stabilizes. With these two timers on-chip,
most applications need no external Reset circuitry.
Sleep mode is designed to offer a very low current
Power-down mode. The user can wake-up from Sleep
through external Reset, Watchdog Timer Wake-up or
through an interrupt. Several oscillator options are also
made available to allow the part to fit a wide variety of
applications. In the Idle mode, the clock sources are
still active, but the CPU is shut-off. The RC oscillator
option saves system cost, while the LP crystal option
saves power.
2004 Microchip Technology Inc.
Preliminary
DS70119D-page 135
dsPIC30F6010
TABLE 21-1: OSCILLATOR OPERATING MODES
Oscillator Mode
Description
200 kHz-4 MHz crystal on OSC1:OSC2.
XTL
XT
4 MHz-10 MHz crystal on OSC1:OSC2.
XT w/ PLL 4x
XT w/ PLL 8x
XT w/ PLL 16x
LP
4 MHz-10 MHz crystal on OSC1:OSC2. 4x PLL enabled.
4 MHz-10 MHz crystal on OSC1:OSC2. 8x PLL enabled.
(1)
4 MHz-10 MHz crystal on OSC1:OSC2. 16x PLL enabled
.
(2)
32 kHz crystal on SOSCO:SOSCI
10 MHz-25 MHz crystal.
.
HS
EC
External clock input (0-40 MHz).
ECIO
External clock input (0-40 MHz). OSC2 pin is I/O.
(1)
(1)
EC w/ PLL 4x
EC w/ PLL 8x
EC w/ PLL 16x
ERC
External clock input (0-40 MHz). OSC2 pin is I/O. 4x PLL enabled
External clock input (0-40 MHz). OSC2 pin is I/O. 8x PLL enabled
.
.
(1)
External clock input (0-40 MHz). OSC2 pin is I/O. 16x PLL enabled
.
(3)
External RC oscillator. OSC2 pin is FOSC/4 output
.
(3)
ERCIO
External RC oscillator. OSC2 pin is I/O
.
FRC
8 MHz internal RC Oscillator.
LPRC
512 kHz internal RC Oscillator.
Note 1: dsPIC30F maximum operating frequency of 120 MHz must be met.
2: LP oscillator can be conveniently shared as system clock, as well as real-time clock for Timer1.
3: Requires external R and C. Frequency operation up to 4 MHz.
DS70119D-page 136
Preliminary
2004 Microchip Technology Inc.
dsPIC30F6010
FIGURE 21-1:
OSCILLATOR SYSTEM BLOCK DIAGRAM
Oscillator Configuration bits
PWRSAVInstruction
Wake-up Request
FPLL
OSC1
OSC2
PLL
Primary
x4, x8, x16
Oscillator
PLL
Lock
COSC<1:0>
NOSC<1:0>
OSWEN
Primary Osc
Primary
Oscillator
Stability Detector
Oscillator
Start-up
Timer
POR Done
Clock
Switching
and Control
Block
Programmable
Clock Divider
Secondary Osc
System
Clock
SOSCO
SOSCI
Secondary
2
32 kHz LP
Oscillator
Oscillator
Stability Detector
POST<1:0>
FRC
Internal Fast RC
Oscillator (FRC)
Internal Low
Power RC
LPRC
Oscillator (LPRC)
CF
Fail-Safe Clock
Monitor (FSCM)
FCKSM<1:0>
2
Oscillator Trap
to Timer1
2004 Microchip Technology Inc.
Preliminary
DS70119D-page 137
dsPIC30F6010
21.2 Oscillator Configurations
21.2.1
INITIAL CLOCK SOURCE
SELECTION
While coming out of Power-on Reset or Brown-out
Reset, the device selects its clock source based on:
a) FOS<1:0> configuration bits that select one of
four oscillator groups.
b) AND FPR<3:0> configuration bits that select
one of 13 oscillator choices within the primary
group.
The selection is as shown in Table 21-2.
TABLE 21-2: CONFIGURATION BIT VALUES FOR CLOCK SELECTION
Oscillator
OSC2
Oscillator Mode
EC
FOS1
FOS0
FPR3
FPR2
FPR1
FPR0
Source
Primary
Function
1
1
1
1
1
1
1
1
1
1
1
1
1
0
0
1
1
1
1
1
1
1
1
1
1
1
1
1
1
0
1
0
1
1
0
1
1
0
1
0
CLKO
I/O
ECIO
Primary
EC w/ PLL 4x
EC w/ PLL 8x
EC w/ PLL 16x
ERC
Primary
1
1
0
1
I/O
Primary
1
1
1
0
I/O
Primary
1
1
1
1
I/O
Primary
1
0
0
1
CLKO
I/O
ERCIO
Primary
1
0
0
0
XT
Primary
0
1
0
0
OSC2
OSC2
OSC2
OSC2
OSC2
OSC2
(Notes 1, 2)
(Notes 1, 2)
(Notes 1, 2)
XT w/ PLL 4x
XT w/ PLL 8x
XT w/ PLL 16x
XTL
Primary
0
1
0
1
Primary
0
1
1
0
Primary
0
1
1
1
Primary
0
0
0
X
HS
Primary
0
0
1
X
LP
Secondary
Internal FRC
Internal LPRC
—
—
—
—
—
—
—
—
—
—
—
—
FRC
LPRC
Note 1: OSC2 pin function is determined by the Primary Oscillator mode selection (FPR<3:0>).
2: Note that OSC1 pin cannot be used as an I/O pin, even if the secondary oscillator or an internal clock
source is selected at all times.
21.2.2
OSCILLATOR START-UP TIMER
(OST)
21.2.3
LP OSCILLATOR CONTROL
Enabling the LP oscillator is controlled with two
elements:
In order to ensure that a crystal oscillator (or ceramic
resonator) has started and stabilized, an oscillator
start-up timer is included. It is a simple 10-bit counter
that counts 1024 TOSC cycles before releasing the
oscillator clock to the rest of the system. The time-out
period is designated as TOST. The TOST time is involved
every time the oscillator has to restart (i.e., on POR,
BOR and wake-up from Sleep). The oscillator start-up
timer is applied to the LP Oscillator, XT, XTL, and HS
modes (upon wake-up from Sleep, POR and BOR) for
the primary oscillator.
1. The current oscillator group bits COSC<1:0>.
2. The LPOSCEN bit (OSCON register).
The LP oscillator is ON (even during Sleep mode) if
LPOSCEN = 1. The LP oscillator is the device clock if:
•
COSC<1:0> = 00(LP selected as main oscillator)
and
•
LPOSCEN = 1
Keeping the LP oscillator ON at all times allows for a
fast switch to the 32 kHz system clock for lower power
operation. Returning to the faster main oscillator will
still require a start-up time.
DS70119D-page 138
Preliminary
2004 Microchip Technology Inc.
dsPIC30F6010
21.2.4
PHASE LOCKED LOOP (PLL)
21.2.6
LOW POWER RC OSCILLATOR
(LPRC)
The PLL multiplies the clock which is generated by the
primary oscillator. The PLL is selectable to have either
gains of x4, x8, and x16. Input and output frequency
ranges are summarized in Table 21-3.
The LPRC oscillator is a component of the Watchdog
Timer (WDT) and oscillates at a nominal frequency of
512 kHz. The LPRC oscillator is the clock source for
the Power-up Timer (PWRT) circuit, WDT and clock
monitor circuits. It may also be used to provide a low
frequency clock source option for applications where
power consumption is critical, and timing accuracy is
not required.
TABLE 21-3: PLL FREQUENCY RANGE
PLL
Fin
Fout
Multiplier
4 MHz-10 MHz
4 MHz-10 MHz
4 MHz-7.5 MHz
x4
x8
16 MHz-40 MHz
32 MHz-80 MHz
64 MHz-120 MHz
The LPRC oscillator is always enabled at a Power-on
Reset, because it is the clock source for the PWRT.
After the PWRT expires, the LPRC oscillator will remain
ON if one of the following is TRUE:
x16
The PLL features a lock output, which is asserted when
the PLL enters a phase locked state. Should the loop
fall out of lock (e.g., due to noise), the lock signal will be
rescinded. The state of this signal is reflected in the
read only LOCK bit in the OSCCON register.
• The Fail-Safe Clock Monitor is enabled
• The WDT is enabled
• The LPRC oscillator is selected as the system
clock via the COSC<1:0> control bits in the
OSCCON register
21.2.5
FAST RC OSCILLATOR (FRC)
If one of the above conditions is not true, the LPRC will
shut-off after the PWRT expires.
The FRC oscillator is a fast (8 MHz nominal) internal
RC oscillator. This oscillator is intended to provide rea-
sonable device operating speeds without the use of an
external crystal, ceramic resonator, or RC network.
Note 1: OSC2 pin function is determined by the
Primary Oscillator mode selection
(FPR<3:0>).
The dsPIC30F operates from the FRC oscillator when-
ever the Current Oscillator Selection control bits in the
OSCCON register (OSCCON<13:12>) are set to ‘01’.
2: Note that OSC1 pin cannot be used as an
I/O pin, even if the secondary oscillator or
an internal clock source is selected at all
times.
There are four tuning bits (TUN<3:0>) for the FRC
oscillator in the OSCCON register. These tuning bits
allow the FRC oscillator frequency to be adjusted as
close to 8 MHz as possible, depending on the device
operating conditions. The FRC oscillator frequency has
been calibrated during factory testing. Table 21-4
describes the adjustment range of the TUN<3:0> bits.
21.2.7
FAIL-SAFE CLOCK MONITOR
The Fail-Safe Clock Monitor (FSCM) allows the device
to continue to operate even in the event of an oscillator
failure. The FSCM function is enabled by appropriately
programming the FCKSM configuration bits (Clock
Switch and Monitor Selection bits) in the FOSC device
configuration register. If the FSCM function is enabled,
the LPRC Internal oscillator will run at all times (except
during Sleep mode) and will not be subject to control
by the SWDTEN bit.
TABLE 21-4: FRC TUNING
TUN<3:0>
FRC Frequency
Bits
0111
0110
0101
0100
0011
0010
0001
0000
+ 10.5%
+ 9.0%
+ 7.5%
+ 6.0%
+ 4.5%
+ 3.0%
+ 1.5%
In the event of an oscillator failure, the FSCM will gen-
erate a Clock Failure Trap event and will switch the sys-
tem clock over to the FRC oscillator. The user will then
have the option to either attempt to restart the oscillator
or execute a controlled shutdown. The user may decide
to treat the Trap as a warm Reset by simply loading the
Reset address into the oscillator fail trap vector. In this
event, the CF (Clock Fail) status bit (OSCCON<3>) is
also set whenever a clock failure is recognized.
Center Frequency (oscillator is
running at calibrated frequency)
1111
1110
1101
1100
1011
1010
1001
1000
- 1.5%
- 3.0%
- 4.5%
- 6.0%
- 7.5%
- 9.0%
- 10.5%
- 12.0%
In the event of a clock failure, the WDT is unaffected
and continues to run on the LPRC clock.
2004 Microchip Technology Inc.
Preliminary
DS70119D-page 139
dsPIC30F6010
If the oscillator has a very slow start-up time coming
out of POR, BOR or Sleep, it is possible that the
PWRT timer will expire before the oscillator has
started. In such cases, the FSCM will be activated and
the FSCM will initiate a Clock Failure Trap, and the
COSC<1:0> bits are loaded with FRC oscillator selec-
tion. This will effectively shut-off the original oscillator
that was trying to start.
If configuration bits FCKSM<1:0> = 1x, then the clock
switching and fail-safe clock monitor functions are
disabled. This is the default configuration bit setting.
If clock switching is disabled, then the FOS<1:0> and
FPR<3:0> bits directly control the oscillator selection
and the COSC<1:0> bits do not control the clock
selection. However, these bits will reflect the clock
source selection.
The user may detect this situation and restart the
oscillator in the Clock Fail Trap ISR.
Note:
The application should not attempt to
switch to a clock of frequency lower than
100 KHz when the fail-safe clock monitor is
enabled. If such clock switching is
performed, the device may generate an
oscillator fail trap and switch to the Fast RC
oscillator.
Upon a clock failure detection, the FSCM module will
initiate a clock switch to the FRC Oscillator as follows:
1. The COSC bits (OSCCON<13:12>) are loaded
with the FRC Oscillator selection value.
2. CF bit is set (OSCCON<3>).
3. OSWEN control bit (OSCCON<0>) is cleared.
21.2.8
PROTECTION AGAINST
For the purpose of clock switching, the clock sources
are sectioned into four groups:
ACCIDENTAL WRITES TO OSCCON
A write to the OSCCON register is intentionally made
difficult because it controls clock switching and clock
scaling.
1. Primary
2. Secondary
3. Internal FRC
4. Internal LPRC
To write to the OSCCON low byte, the following code
sequence must be executed without any other
instructions in between:
The user can switch between these functional groups,
but cannot switch between options within a group. If the
primary group is selected, then the choice within the
group is always determined by the FPR<3:0>
configuration bits.
• ByteWrite“0x46” to OSCCON low
• Byte Write “0x57” to OSCCON low
Byte Write is allowed for one instruction cycle. Write the
desired value or use bit manipulation instruction.
The OSCCON register holds the CONTROL and
STATUS bits related to clock switching.
To write to the OSCCON high byte, the following
instructions must be executed without any other
instructions in between:
• COSC<1:0>: Read only status bits always reflect
the current oscillator group in effect.
• Byte Write“0x78” to OSCCON high
• Byte Write“0x9A” to OSCCON high
• NOSC<1:0>: Control bits which are written to
indicate the new oscillator group of choice.
- On POR and BOR, COSC<1:0> and
NOSC<1:0> are both loaded with the
Configuration bit values FOS<1:0>.
Byte Write is allowed for one instruction cycle. Write the
desired value or use bit manipulation instruction.
• LOCK: The LOCK status bit indicates a PLL lock.
• CF: Read only status bit indicating if a clock fail
detect has occurred.
• OSWEN: Control bit changes from a ‘0’ to a ‘1’
when a clock transition sequence is initiated.
Clearing the OSWEN control bit will abort a clock
transition in progress (used for hang-up
situations).
DS70119D-page 140
Preliminary
2004 Microchip Technology Inc.
dsPIC30F6010
Different registers are affected in different ways by var-
ious Reset conditions. Most registers are not affected
by a WDT wake-up, since this is viewed as the resump-
tion of normal operation. Status bits from the RCON
register are set or cleared differently in different Reset
situations, as indicated in Table 21-5. These bits are
used in software to determine the nature of the Reset.
21.3 Reset
The PIC18F1220/1320 differentiates between various
kinds of Reset:
a) Power-on Reset (POR)
b) MCLR Reset during normal operation
c) MCLR Reset during Sleep
A block diagram of the on-chip Reset circuit is shown in
Figure 21-2.
d) Watchdog Timer (WDT) Reset (during normal
operation)
A MCLR noise filter is provided in the MCLR Reset
path. The filter detects and ignores small pulses.
e) Programmable Brown-out Reset (BOR)
f) RESETInstruction
Internally generated Resets do not drive MCLR pin low.
g) Reset cause by trap lockup (TRAPR)
h) Reset caused by illegal opcode, or by using an
uninitialized W register as an address pointer
(IOPUWR)
FIGURE 21-2:
RESET SYSTEM BLOCK DIAGRAM
RESET
Instruction
Digital
Glitch Filter
MCLR
Sleep or Idle
WDT
Module
POR
VDD Rise
S
Detect
VDD
Brown-out
Reset
BOR
BOREN
Q
R
SYSRST
TRAP Conflict
Illegal Opcode/
Uninitialized W Register
The POR circuit inserts a small delay, TPOR, which is
nominally 10 µs and ensures that the device bias cir-
cuits are stable. Furthermore, a user selected power-
up time-out (TPWRT) is applied. The TPWRT parameter
is based on device configuration bits and can be 0 ms
(no delay), 4 ms, 16 ms or 64 ms. The total delay is at
device power-up TPOR + TPWRT. When these delays
have expired, SYSRST will be negated on the next
leading edge of the Q1 clock, and the PC will jump to
the Reset vector.
21.3.1
POR: POWER-ON RESET
A power-on event will generate an internal POR pulse
when a VDD rise is detected. The Reset pulse will occur
at the POR circuit threshold voltage (VPOR), which is
nominally 1.85V. The device supply voltage character-
istics must meet specified starting voltage and rise rate
requirements. The POR pulse will reset a POR timer
and place the device in the Reset state. The POR also
selects the device clock source identified by the oscil-
lator configuration fuses.
The timing for the SYSRST signal is shown in
Figure 21-3 through Figure 21-5.
2004 Microchip Technology Inc.
Preliminary
DS70119D-page 141
dsPIC30F6010
FIGURE 21-3:
TIME-OUT SEQUENCE ON POWER-UP (MCLR TIED TO VDD)
VDD
MCLR
INTERNAL POR
TOST
OST TIME-OUT
TPWRT
PWRT TIME-OUT
INTERNAL Reset
FIGURE 21-4:
TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD): CASE 1
VDD
MCLR
INTERNAL POR
TOST
OST TIME-OUT
TPWRT
PWRT TIME-OUT
INTERNAL Reset
FIGURE 21-5:
TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD): CASE 2
VDD
MCLR
INTERNAL POR
TOST
OST TIME-OUT
TPWRT
PWRT TIME-OUT
INTERNAL Reset
DS70119D-page 142
Preliminary
2004 Microchip Technology Inc.
dsPIC30F6010
A BOR will generate a Reset pulse which will reset the
device. The BOR will select the clock source, based on
the device configuration bit values (FOS<1:0> and
FPR<3:0>). Furthermore, if an Oscillator mode is
selected, the BOR will activate the Oscillator Start-up
Timer (OST). The system clock is held until OST
expires. If the PLL is used, then the clock will be held
until the LOCK bit (OSCCON<5>) is “1”.
21.3.1.1
POR with Long Crystal Start-up Time
(with FSCM Enabled)
The oscillator start-up circuitry is not linked to the POR
circuitry. Some crystal circuits (especially low fre-
quency crystals) will have a relatively long start-up
time. Therefore, one or more of the following conditions
is possible after the POR timer and the PWRT have
expired:
Concurrently, the POR time-out (TPOR) and the PWRT
time-out (TPWRT) will be applied before the internal
Reset is released. If TPWRT = 0and a crystal oscillator
is being used, then a nominal delay of TFSCM = 100 µs
is applied. The total delay in this case is (TPOR +
TFSCM).
• The oscillator circuit has not begun to oscillate.
• The oscillator start-up timer has NOT expired (if a
crystal oscillator is used).
• The PLL has not achieved a LOCK (if PLL is
used).
If the FSCM is enabled and one of the above conditions
is true, then a Clock Failure Trap will occur. The device
will automatically switch to the FRC oscillator and the
user can switch to the desired crystal oscillator in the
trap ISR.
The BOR status bit (RCON<1>) will be set to indicate
that a BOR has occurred. The BOR circuit, if enabled,
will continue to operate while in Sleep or Idle modes
and will reset the device should VDD fall below the BOR
threshold voltage.
21.3.1.2
Operating without FSCM and PWRT
FIGURE 21-6:
EXTERNAL POWER-ON
RESET CIRCUIT (FOR
SLOW VDD POWER-UP)
If the FSCM is disabled and the Power-up Timer
(PWRT) is also disabled, then the device will exit rap-
idly from Reset on power-up. If the clock source is
FRC, LPRC, EXTRC or EC, it will be active
immediately.
VDD
D
R
If the FSCM is disabled and the system clock has not
started, the device will be in a frozen state at the Reset
vector until the system clock starts. From the user’s
perspective, the device will appear to be in Reset until
a system clock is available.
R1
MCLR
dsPIC30F
C
Note 1: External Power-on Reset circuit is
required only if the VDD power-up slope
is too slow. The diode D helps discharge
the capacitor quickly when VDD powers
down.
21.3.2
BOR: PROGRAMMABLE
BROWN-OUT RESET
The BOR (Brown-out Reset) module is based on an
internal voltage reference circuit. The main purpose of
the BOR module is to generate a device Reset when a
brown-out condition occurs. Brown-out conditions are
generally caused by glitches on the AC mains (i.e.,
missing portions of the AC cycle waveform due to bad
power transmission lines or voltage sags due to exces-
sive current draw when a large inductive load is turned
on).
2: R should be suitably chosen so as to
make sure that the voltage drop across
R does not violate the device’s electrical
specification.
3: R1 should be suitably chosen so as to
limit any current flowing into MCLR from
external capacitor C, in the event of
MCLR/VPP pin breakdown due to Elec-
trostatic Discharge (ESD) or Electrical
Overstress (EOS).
The BOR module allows selection of one of the follow-
ing voltage trip points:
• 2.0V
• 2.7V
• 4.2V
• 4.5V
Note:
Dedicated supervisory devices, such as
the MCP1XX and MCP8XX, may also be
used as an external Power-on Reset
circuit.
Note:
The BOR voltage trip points indicated here
are nominal values provided for design
guidance only.
2004 Microchip Technology Inc.
Preliminary
DS70119D-page 143
dsPIC30F6010
Table 21-5 shows the Reset conditions for the RCON
Register. Since the control bits within the RCON regis-
ter are R/W, the information in the table implies that all
the bits are negated prior to the action specified in the
condition column.
TABLE 21-5: INITIALIZATION CONDITION FOR RCON REGISTER CASE 1
Program
Condition
Power-on Reset
TRAPR IOPUWR EXTR SWR WDTO IDLE SLEEP POR BOR
Counter
0x000000
0x000000
0x000000
0
0
0
0
0
0
0
0
1
0
0
0
0
0
0
0
0
0
0
0
0
1
0
0
1
1
0
Brown-out Reset
MCLR Reset during normal
operation
Software Reset during
normal operation
0x000000
0
0
0
1
0
0
0
0
0
MCLR Reset during Sleep
MCLR Reset during Idle
WDT Time-out Reset
WDT Wake-up
0x000000
0x000000
0x000000
PC + 2
0
0
0
0
0
0
0
0
0
0
1
1
0
0
0
0
0
0
0
0
0
0
1
1
0
0
1
0
0
0
1
0
0
1
1
0
0
0
0
0
0
0
0
0
0
(1)
Interrupt Wake-up from
Sleep
PC + 2
Clock Failure Trap
Trap Reset
0x000004
0x000000
0x000000
0
1
0
0
0
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Illegal Operation Trap
Legend:
u= unchanged, x= unknown, - = unimplemented bit, read as '0'
Note 1: When the wake-up is due to an enabled interrupt, the PC is loaded with the corresponding interrupt vector.
Table 21-6 shows a second example of the bit
conditions for the RCON Register. In this case, it is not
assumed the user has set/cleared specific bits prior to
action specified in the condition column.
TABLE 21-6: INITIALIZATION CONDITION FOR RCON REGISTER CASE 2
Program
Condition
Power-on Reset
TRAPR IOPUWR EXTR SWR WDTO IDLE SLEEP POR BOR
Counter
0x000000
0x000000
0x000000
0
u
u
0
u
u
0
u
1
0
u
0
0
u
0
0
u
0
0
u
0
1
0
u
1
1
u
Brown-out Reset
MCLR Reset during normal
operation
Software Reset during
normal operation
0x000000
u
u
0
1
0
0
0
u
u
MCLR Reset during Sleep
MCLR Reset during Idle
WDT Time-out Reset
WDT Wake-up
0x000000
0x000000
0x000000
PC + 2
u
u
u
u
u
u
u
u
u
u
1
1
0
u
u
u
u
0
u
u
0
0
1
1
u
0
1
0
u
u
1
0
0
1
1
u
u
u
u
u
u
u
u
u
u
(1)
Interrupt Wake-up from
Sleep
PC + 2
Clock Failure Trap
Trap Reset
0x000004
0x000000
0x000000
u
1
u
u
u
1
u
u
u
u
u
u
u
u
u
u
u
u
u
u
u
u
u
u
u
u
u
Illegal Operation Reset
Legend:
u= unchanged, x= unknown, - = unimplemented bit, read as '0'
Note 1: When the wake-up is due to an enabled interrupt, the PC is loaded with the corresponding interrupt vector.
DS70119D-page 144
Preliminary
2004 Microchip Technology Inc.
dsPIC30F6010
21.4
Watchdog Timer (WDT)
21.6 Power Saving Modes
There are two power saving states that can be entered
21.4.1
WATCHDOG TIMER OPERATION
through the execution of a special instruction, PWRSAV.
The primary function of the Watchdog Timer (WDT) is
to reset the processor in the event of a software mal-
function. The WDT is a free running timer, which runs
off an on-chip RC oscillator, requiring no external com-
ponent. Therefore, the WDT timer will continue to oper-
ate even if the main processor clock (e.g., the crystal
oscillator) fails.
These are: Sleep and Idle.
The format of the PWRSAVinstruction is as follows:
PWRSAV <parameter>, where ‘parameter’ defines
Idle or Sleep mode.
21.6.1
SLEEP MODE
In Sleep mode, the clock to the CPU and peripherals is
shutdown. If an on-chip oscillator is being used, it is
shutdown.
21.4.2
ENABLING AND DISABLING THE
WDT
The Watchdog Timer can be “Enabled” or “Disabled”
only through a configuration bit (FWDTEN) in the
configuration register FWDT.
The fail-safe clock monitor is not functional during
Sleep, since there is no clock to monitor. However,
LPRC clock remains active if WDT is operational during
Sleep.
Setting FWDTEN = 1 enables the Watchdog Timer.
The enabling is done when programming the device.
By default, after chip-erase, FWDTEN bit = 1. Any
device programmer capable of programming
dsPIC30F devices allows programming of this and
other configuration bits.
The Brown-out protection circuit and the Low Voltage
Detect circuit, if enabled, will remain functional during
Sleep.
The processor wakes up from Sleep if at least one of
the following conditions has occurred:
If enabled, the WDT will increment until it overflows or
“times out”. A WDT time-out will force a device Reset
(except during Sleep). To prevent a WDT time-out, the
user must clear the Watchdog Timer using a CLRWDT
instruction.
• any interrupt that is individually enabled and
meets the required priority level
• any Reset (POR, BOR and MCLR)
• WDT time-out
If a WDT times out during Sleep, the device will wake-
up. The WDTO bit in the RCON register will be cleared
to indicate a wake-up resulting from a WDT time-out.
On waking up from Sleep mode, the processor will
restart the same clock that was active prior to entry
into Sleep mode. When clock switching is enabled,
bits COSC<1:0> will determine the oscillator source
that will be used on wake-up. If clock switch is
disabled, then there is only one system clock.
Setting FWDTEN = 0allows user software to enable/
disable the Watchdog Timer via the SWDTEN
(RCON<5>) control bit.
Note:
If a POR or BOR occurred, the selection of
the oscillator is based on the FOS<1:0>
and FPR<3:0> configuration bits.
21.5 Low Voltage Detect
The Low Voltage Detect (LVD) module is used to detect
when the VDD of the device drops below a threshold
value VLVD, which is determined by the LVDL<3:0> bits
(RCON<11:8>) and is thus user-programmable. The
internal voltage reference circuitry requires a nominal
amount of time to stabilize, and the BGST bit
(RCON<13>) indicates when the voltage reference has
stabilized.
If the clock source is an oscillator, the clock to the
device will be held off until OST times out (indicating a
stable oscillator). If PLL is used, the system clock is
held off until LOCK = 1(indicating that the PLL is sta-
ble). In either case, TPOR, TLOCK and TPWRT delays are
applied.
If EC, FRC, LPRC or EXTRC oscillators are used, then
a delay of TPOR (~ 10 µs) is applied. This is the smallest
delay possible on wake-up from Sleep.
In some devices, the LVD threshold voltage may be
applied externally on the LVDIN pin.
The LVD module is enabled by setting the LVDEN bit
(RCON<12>).
Moreover, if LP oscillator was active during Sleep, and
LP is the oscillator used on wake-up, then the start-up
delay will be equal to TPOR. PWRT delay and OST
timer delay are not applied. In order to have the small-
est possible start-up delay when waking up from Sleep,
one of these faster wake-up options should be selected
before entering Sleep.
2004 Microchip Technology Inc.
Preliminary
DS70119D-page 145
dsPIC30F6010
Any interrupt that is individually enabled (using the
corresponding IE bit) and meets the prevailing priority
level will be able to wake-up the processor. The proces-
sor will process the interrupt and branch to the ISR.
The Sleep status bit in RCON register is set upon
wake-up.
Any interrupt that is individually enabled (using IE bit)
and meets the prevailing priority level will be able to
wake-up the processor. The processor will process the
interrupt and branch to the ISR. The Idle status bit in
RCON register is set upon wake-up.
Any Reset, other than POR, will set the Idle status bit.
On a POR, the Idle bit is cleared.
Note:
In spite of various delays applied (TPOR,
TLOCK and TPWRT), the crystal oscillator
(and PLL) may not be active at the end of
the time-out (e.g., for low frequency crys-
tals. In such cases), if FSCM is enabled,
then the device will detect this as a clock
failure and process the Clock Failure Trap,
the FRC oscillator will be enabled, and the
user will have to re-enable the crystal
oscillator. If FSCM is not enabled, then the
device will simply suspend execution of
code until the clock is stable, and will
remain in Sleep until the oscillator clock
has started.
If Watchdog Timer is enabled, then the processor will
wake-up from Idle mode upon WDT time-out. The Idle
and WDTO status bits are both set.
Unlike wake-up from Sleep, there are no time delays
involved in wake-up from Idle.
21.7 Device Configuration Registers
The configuration bits in each device configuration reg-
ister specify some of the device modes and are pro-
grammed by a device programmer, or by using the In-
Circuit Serial Programming™ (ICSP™) feature of the
device. Each device configuration register is a 24-bit
register, but only the lower 16 bits of each register are
used to hold configuration data. There are four device
configuration registers available to the user:
All Resets will wake-up the processor from Sleep
mode. Any Reset, other than POR, will set the Sleep
status bit. In a POR, the Sleep bit is cleared.
If Watchdog Timer is enabled, then the processor will
wake-up from Sleep mode upon WDT time-out. The
Sleep and WDTO status bits are both set.
1. FOSc (0xF80000): Oscillator Configuration
Register
2. FWDT (0xF80002): Watchdog Timer
Configuration Register
21.6.2
IDLE MODE
3. FBORPOR (0xF80004): BOR and POR
Configuration Register
In Idle mode, the clock to the CPU is shutdown while
peripherals keep running. Unlike Sleep mode, the clock
source remains active.
4. FGS (0xF8000A): General Code Segment
Configuration Register
Several peripherals have a control bit in each module,
that allows them to operate during Idle.
The placement of the configuration bits is automatically
handled when you select the device in your device pro-
grammer. The desired state of the configuration bits
may be specified in the source code (dependent on the
language tool used), or through the programming inter-
face. After the device has been programmed, the appli-
cation software may read the configuration bit values
through the table read instructions. For additional infor-
mation, please refer to the programming specifications
of the device.
LPRC fail-safe clock remains active if clock failure
detect is enabled.
The processor wakes up from Idle if at least one of the
following conditions is true:
• on any interrupt that is individually enabled (IE bit
is ‘1’) and meets the required priority level
• on any Reset (POR, BOR, MCLR)
• on WDT time-out
Note:
If the code protection configuration fuse
bits (FGS<GCP> and FGS<GWRP>)
have been programmed, an erase of the
entire code-protected device is only
possible at voltages VDD ≥ 4.5V.
Upon wake-up from Idle mode, the clock is re-applied
to the CPU and instruction execution begins immedi-
ately, starting with the instruction following the PWRSAV
instruction.
DS70119D-page 146
Preliminary
2004 Microchip Technology Inc.
dsPIC30F6010
In each case, the selected EMUD pin is the Emulation/
Debug Data line, and the EMUC pin is the Emulation/
Debug Clock line. These pins will interface to the
MPLAB ICD 2 module available from Microchip. The
selected pair of Debug I/O pins is used by MPLAB
ICD 2 to send commands and receive responses, as
well as to send and receive data. To use the In-Circuit
Debugger function of the device, the design must
implement ICSP connections to MCLR, VDD, VSS,
PGC, PGD and the selected EMUDx/EMUCx pin pair.
21.8 In-Circuit Debugger
When MPLAB ICD2 is selected as a Debugger, the
In-Circuit Debugging functionality is enabled. This
function allows simple debugging functions when used
with MPLAB IDE. When the device has this feature
enabled, some of the resources are not available for
general use. These resources include the first 80 bytes
of Data RAM and two I/O pins.
One of four pairs of Debug I/O pins may be selected by
the user using configuration options in MPLAB IDE.
These pin pairs are named EMUD/EMUC, EMUD1/
EMUC1, EMUD2/EMUC2 and MUD3/EMUC3.
This gives rise to two possibilities:
1. If EMUD/EMUC is selected as the Debug I/O pin
pair, then only a 5-pin interface is required, as
the EMUD and EMUC pin functions are multi-
plexed with the PGD and PGC pin functions in
all dsPIC30F devices.
2. If EMUD1/EMUC1, EMUD2/EMUC2 or EMUD3/
EMUC3 is selected as the Debug I/O pin pair,
then a 7-pin interface is required, as the
EMUDx/EMUCx pin functions (x = 1, 2 or 3) are
not multiplexed with the PGD and PGC pin
functions.
2004 Microchip Technology Inc.
Preliminary
DS70119D-page 147
dsPIC30F6010
DS70119D-page 148
Preliminary
2004 Microchip Technology Inc.
dsPIC30F6010
Most bit oriented instructions (including simple rotate/
shift instructions) have two operands:
22.0 INSTRUCTION SET SUMMARY
Note: This data sheet summarizes features of this group
of dsPIC30F devices and is not intended to be a complete
reference source. For more information on the CPU,
peripherals, register descriptions and general device
functionality, refer to the dsPIC30F Family Reference
Manual (DS70046). For more information on the device
instruction set and programming, refer to the dsPIC30F
Programmer’s Reference Manual (DS70030).
• The W register (with or without an address modi-
fier) or file register (specified by the value of ‘Ws’
or ‘f’)
• The bit in the W register or file register
(specified by a literal value, or indirectly by the
contents of register ‘Wb’)
The literal instructions that involve data movement may
use some of the following operands:
The dsPIC30F instruction set adds many
®
enhancements to the previous PICmicro instruction
sets, while maintaining an easy migration from
PICmicro instruction sets.
• A literal value to be loaded into a W register or file
register (specified by the value of ‘k’)
• The W register or file register where the literal
value is to be loaded (specified by ‘Wb’ or ‘f’)
Most instructions are a single program memory word
(24-bits). Only three instructions require two program
memory locations.
However, literal instructions that involve arithmetic or
logical operations use some of the following operands:
Each single-word instruction is a 24-bit word divided
into an 8-bit opcode which specifies the instruction
type, and one or more operands which further specify
the operation of the instruction.
• The first source operand, which is a register ‘Wb’
without any address modifier
• The second source operand, which is a literal
value
The instruction set is highly orthogonal and is grouped
into five basic categories:
• The destination of the result (only if not the same
as the first source operand), which is typically a
register ‘Wd’ with or without an address modifier
• Word or byte-oriented operations
• Bit-oriented operations
• Literal operations
The MACclass of DSP instructions may use some of the
following operands:
• DSP operations
• The accumulator (A or B) to be used (required
operand)
• Control operations
Table 22-1 shows the general symbols used in
describing the instructions.
• The W registers to be used as the two operands
• The X and Y address space pre-fetch operations
• The X and Y address space pre-fetch destinations
• The accumulator write back destination
The dsPIC30F instruction set summary in Table 22-2
lists all the instructions along with the status flags
affected by each instruction.
The other DSP instructions do not involve any
multiplication, and may include:
Most word or byte-oriented W register instructions
(including barrel shift instructions) have three
operands:
• The accumulator to be used (required)
• The first source operand, which is typically a
register ‘Wb’ without any address modifier
• The source or destination operand (designated as
Wso or Wdo, respectively) with or without an
address modifier
• The second source operand, which is typically a
register ‘Ws’ with or without an address modifier
• The amount of shift, specified by a W register ‘Wn’
or a literal value
• The destination of the result, which is typically a
register ‘Wd’ with or without an address modifier
The control instructions may use some of the following
operands:
However, word or byte-oriented file register instructions
have two operands:
• A program memory address
• The file register specified by the value ‘f’
• The mode of the Table Read and Table Write
instructions
• The destination, which could either be the file
register ‘f’ or the W0 register, which is denoted as
‘WREG’
All instructions are a single word, except for certain
double-word instructions, which were made double-
word instructions so that all the required information is
available in these 48-bits. In the second word, the
8 MSb’s are 0’s. If this second word is executed as an
instruction (by itself), it will execute as a NOP.
2004 Microchip Technology Inc.
Preliminary
DS70119D-page 149
dsPIC30F6010
Most single word instructions are executed in a single
instruction cycle, unless a conditional test is true or the
program counter is changed as a result of the instruc-
tion. In these cases, the execution takes two instruction
cycles with the additional instruction cycle(s) executed
as a NOP. Notable exceptions are the BRA (uncondi-
tional/computed branch), indirect CALL/GOTO, all
Table Reads and Writes and RETURN/RETFIEinstruc-
tions, which are single word instructions, but take two
or three cycles. Certain instructions that involve skip-
ping over the subsequent instruction, require either two
or three cycles if the skip is performed, depending on
whether the instruction being skipped is a single word
or two-word instruction. Moreover, double-word moves
require two cycles. The double-word instructions
execute in two instruction cycles.
Note:
For more details on the instruction set,
refer to the dsPIC30F Programmer’s
Reference Manual (DS70030).
TABLE 22-1: SYMBOLS USED IN OPCODE DESCRIPTIONS
Field Description
#text
Means literal defined by “text“
Means “content of text“
Means “the location addressed by text”
Optional field or operation
Register bit field
(text)
[text]
{
}
<n:m>
.b
Byte mode selection
.d
Double-word mode selection
Shadow register select
.S
.w
Word mode selection (default)
One of two accumulators {A, B}
Acc
AWB
bit4
Accumulator write back destination address register ∈ {W13, [W13]+=2}
4-bit bit selection field (used in word addressed instructions) ∈ {0...15}
MCU status bits: Carry, Digit Carry, Negative, Overflow, Zero
Absolute address, label or expression (resolved by the linker)
File register address ∈ {0x0000...0x1FFF}
1-bit unsigned literal ∈ {0,1}
C, DC, N, OV, Z
Expr
f
lit1
lit4
4-bit unsigned literal ∈ {0...15}
lit5
5-bit unsigned literal ∈ {0...31}
lit8
8-bit unsigned literal ∈ {0...255}
lit10
lit14
lit16
lit23
None
10-bit unsigned literal ∈ {0...255} for Byte mode, {0:1023} for Word mode
14-bit unsigned literal ∈ {0...16384}
16-bit unsigned literal ∈ {0...65535}
23-bit unsigned literal ∈ {0...8388608}; LSB must be 0
Field does not require an entry, may be blank
DSP status bits: AccA Overflow, AccB Overflow, AccA Saturate, AccB Saturate
Program Counter
OA, OB, SA, SB
PC
Slit10
Slit16
Slit6
10-bit signed literal ∈ {-512...511}
16-bit signed literal ∈ {-32768...32767}
6-bit signed literal ∈ {-16...16}
DS70119D-page 150
Preliminary
2004 Microchip Technology Inc.
dsPIC30F6010
TABLE 22-1: SYMBOLS USED IN OPCODE DESCRIPTIONS (CONTINUED)
Field Description
Wb
Base W register ∈ {W0..W15}
Wd
Destination W register ∈ { Wd, [Wd], [Wd++], [Wd--], [++Wd], [--Wd] }
Wdo
Destination W register ∈
{ Wnd, [Wnd], [Wnd++], [Wnd--], [++Wnd], [--Wnd], [Wnd+Wb] }
Wm,Wn
Wm*Wm
Dividend, Divisor working register pair (direct addressing)
Multiplicand and Multiplier working register pair for Square instructions ∈
{W4*W4,W5*W5,W6*W6,W7*W7}
Wm*Wn
Multiplicand and Multiplier working register pair for DSP instructions ∈
{W4*W5,W4*W6,W4*W7,W5*W6,W5*W7,W6*W7}
Wn
One of 16 working registers ∈ {W0..W15}
Wnd
Wns
WREG
Ws
One of 16 destination working registers ∈ {W0..W15}
One of 16 source working registers ∈ {W0..W15}
W0 (working register used in file register instructions)
Source W register ∈ { Ws, [Ws], [Ws++], [Ws--], [++Ws], [--Ws] }
Wso
Source W register ∈
{ Wns, [Wns], [Wns++], [Wns--], [++Wns], [--Wns], [Wns+Wb] }
Wx
X data space pre-fetch address register for DSP instructions
∈ {[W8]+=6, [W8]+=4, [W8]+=2, [W8], [W8]-=6, [W8]-=4, [W8]-=2,
[W9]+=6, [W9]+=4, [W9]+=2, [W9], [W9]-=6, [W9]-=4, [W9]-=2,
[W9+W12],none}
Wxd
Wy
X data space pre-fetch destination register for DSP instructions ∈ {W4..W7}
Y data space pre-fetch address register for DSP instructions
∈ {[W10]+=6, [W10]+=4, [W10]+=2, [W10], [W10]-=6, [W10]-=4, [W10]-=2,
[W11]+=6, [W11]+=4, [W11]+=2, [W11], [W11]-=6, [W11]-=4, [W11]-=2,
[W11+W12], none}
Wyd
Y data space pre-fetch destination register for DSP instructions ∈ {W4..W7}
2004 Microchip Technology Inc.
Preliminary
DS70119D-page 151
dsPIC30F6010
TABLE 22-2: INSTRUCTION SET OVERVIEW
Base
# of
cycle
s
Assembly
# of
Status Flags
Affected
Instr
Assembly Syntax
Description
Mnemonic
words
#
1
ADD
ADD
ADD
ADD
ADD
ADD
ADD
ADD
ADDC
ADDC
ADDC
ADDC
ADDC
AND
AND
AND
AND
AND
ASR
ASR
ASR
ASR
ASR
BCLR
BCLR
BRA
BRA
BRA
BRA
BRA
BRA
BRA
BRA
BRA
BRA
BRA
BRA
BRA
BRA
BRA
BRA
BRA
BRA
BRA
BRA
BRA
BRA
BSET
BSET
BSW.C
BSW.Z
BTG
BTG
Add Accumulators
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
OA,OB,SA,SB
C,DC,N,OV,Z
C,DC,N,OV,Z
C,DC,N,OV,Z
C,DC,N,OV,Z
C,DC,N,OV,Z
OA,OB,SA,SB
C,DC,N,OV,Z
C,DC,N,OV,Z
C,DC,N,OV,Z
C,DC,N,OV,Z
C,DC,N,OV,Z
N,Z
Acc
f = f + WREG
f
WREG = f + WREG
f,WREG
#lit10,Wn
Wb,Ws,Wd
Wb,#lit5,Wd
Wso,#Slit4,Acc
f
Wd = lit10 + Wd
Wd = Wb + Ws
Wd = Wb + lit5
16-bit Signed Add to Accumulator
f = f + WREG + (C)
2
3
4
ADDC
WREG = f + WREG + (C)
Wd = lit10 + Wd + (C)
Wd = Wb + Ws + (C)
Wd = Wb + lit5 + (C)
f,WREG
#lit10,Wn
Wb,Ws,Wd
Wb,#lit5,Wd
f
AND
f = f .AND. WREG
WREG = f .AND. WREG
Wd = lit10 .AND. Wd
Wd = Wb .AND. Ws
N,Z
f,WREG
#lit10,Wn
Wb,Ws,Wd
Wb,#lit5,Wd
f
N,Z
N,Z
Wd = Wb .AND. lit5
N,Z
ASR
f = Arithmetic Right Shift f
WREG = Arithmetic Right Shift f
Wd = Arithmetic Right Shift Ws
Wnd = Arithmetic Right Shift Wb by Wns
Wnd = Arithmetic Right Shift Wb by lit5
Bit Clear f
C,N,OV,Z
C,N,OV,Z
C,N,OV,Z
N,Z
f,WREG
Ws,Wd
Wb,Wns,Wnd
Wb,#lit5,Wnd
f,#bit4
N,Z
5
6
BCLR
BRA
None
Bit Clear Ws
None
Ws,#bit4
C,Expr
Branch if Carry
1 (2) None
1 (2) None
1 (2) None
1 (2) None
1 (2) None
1 (2) None
1 (2) None
1 (2) None
1 (2) None
1 (2) None
1 (2) None
1 (2) None
1 (2) None
1 (2) None
1 (2) None
1 (2) None
1 (2) None
1 (2) None
1 (2) None
Branch if greater than or equal
Branch if unsigned greater than or equal
Branch if greater than
Branch if unsigned greater than
Branch if less than or equal
Branch if unsigned less than or equal
Branch if less than
GE,Expr
GEU,Expr
GT,Expr
GTU,Expr
LE,Expr
LEU,Expr
LT,Expr
Branch if unsigned less than
Branch if Negative
LTU,Expr
N,Expr
Branch if Not Carry
NC,Expr
NN,Expr
NOV,Expr
NZ,Expr
OA,Expr
OB,Expr
OV,Expr
SA,Expr
SB,Expr
Expr
Branch if Not Negative
Branch if Not Overflow
Branch if Not Zero
Branch if accumulator A overflow
Branch if accumulator B overflow
Branch if Overflow
Branch if accumulator A saturated
Branch if accumulator B saturated
Branch Unconditionally
Branch if Zero
2
None
1 (2) None
Z,Expr
Computed Branch
2
1
1
1
1
1
1
None
None
None
None
None
None
None
Wn
7
8
9
BSET
BSW
BTG
Bit Set f
f,#bit4
Bit Set Ws
Ws,#bit4
Ws,Wb
Write C bit to Ws<Wb>
Write Z bit to Ws<Wb>
Bit Toggle f
Ws,Wb
f,#bit4
Bit Toggle Ws
Ws,#bit4
DS70119D-page 152
Preliminary
2004 Microchip Technology Inc.
dsPIC30F6010
TABLE 22-2: INSTRUCTION SET OVERVIEW (CONTINUED)
Base
# of
Assembly
# of
Status Flags
Affected
Instr
#
Assembly Syntax
Description
cycle
s
Mnemonic
words
10
11
12
BTSC
BTSC
BTSC
BTSS
BTSS
Bit Test f, Skip if Clear
1
1
1
1
1
(2 or
3)
None
None
None
None
f,#bit4
Bit Test Ws, Skip if Clear
1
(2 or
3)
Ws,#bit4
f,#bit4
BTSS
Bit Test f, Skip if Set
1
(2 or
3)
Bit Test Ws, Skip if Set
1
(2 or
3)
Ws,#bit4
BTST
BTST
BTST.C
BTST.Z
BTST.C
BTST.Z
BTSTS
BTSTS.C
BTSTS.Z
CALL
CALL
CLR
Bit Test f
1
1
1
1
1
1
1
1
2
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
2
2
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
Z
f,#bit4
Bit Test Ws to C
C
Ws,#bit4
Bit Test Ws to Z
Z
Ws,#bit4
Bit Test Ws<Wb> to C
Bit Test Ws<Wb> to Z
Bit Test then Set f
C
Ws,Wb
Z
Ws,Wb
13
BTSTS
Z
f,#bit4
Bit Test Ws to C, then Set
Bit Test Ws to Z, then Set
Call subroutine
C
Ws,#bit4
Z
Ws,#bit4
14
15
CALL
CLR
None
lit23
Call indirect subroutine
f = 0x0000
None
Wn
None
f
CLR
WREG = 0x0000
None
WREG
CLR
Ws = 0x0000
None
Ws
CLR
Clear Accumulator
Clear Watchdog Timer
f = f
OA,OB,SA,SB
WDTO,Sleep
N,Z
Acc,Wx,Wxd,Wy,Wyd,AWB
16
17
CLRWDT
COM
CLRWDT
COM
COM
COM
CP
f
WREG = f
N,Z
f,WREG
Wd = Ws
N,Z
Ws,Wd
18
CP
Compare f with WREG
Compare Wb with lit5
Compare Wb with Ws (Wb - Ws)
Compare f with 0x0000
Compare Ws with 0x0000
Compare f with 0xFFFF
Compare Ws with 0xFFFF
Compare f with WREG, with Borrow
Compare Wb with lit5, with Borrow
C,DC,N,OV,Z
C,DC,N,OV,Z
C,DC,N,OV,Z
C,DC,N,OV,Z
C,DC,N,OV,Z
C,DC,N,OV,Z
C,DC,N,OV,Z
C,DC,N,OV,Z
C,DC,N,OV,Z
C,DC,N,OV,Z
f
CP
Wb,#lit5
CP
Wb,Ws
19
20
21
CP0
CP1
CPB
CP0
f
CP0
Ws
CP1
f
CP1
Ws
CPB
f
CPB
Wb,#lit5
Wb,Ws
CPB
Compare Wb with Ws, with Borrow
(Wb - Ws - C)
22
23
24
25
CPSEQ
CPSGT
CPSLT
CPSNE
CPSEQ
CPSGT
CPSLT
CPSNE
Compare Wb with Wn, skip if =
Compare Wb with Wn, skip if >
Compare Wb with Wn, skip if <
Compare Wb with Wn, skip if ≠
1
1
1
1
1
(2 or
3)
None
None
None
None
Wb, Wn
Wb, Wn
Wb, Wn
Wb, Wn
1
(2 or
3)
1
(2 or
3)
1
(2 or
3)
26
27
DAW
DEC
DAW
DEC
DEC
DEC
DEC2
DEC2
DEC2
DISI
Wn = decimal adjust Wn
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
C
Wn
f = f -1
C,DC,N,OV,Z
C,DC,N,OV,Z
C,DC,N,OV,Z
C,DC,N,OV,Z
C,DC,N,OV,Z
C,DC,N,OV,Z
None
f
WREG = f -1
f,WREG
Ws,Wd
f
Wd = Ws - 1
28
DEC2
f = f -2
WREG = f -2
f,WREG
Ws,Wd
#lit14
Wd = Ws - 2
29
DISI
Disable Interrupts for k instruction cycles
2004 Microchip Technology Inc.
Preliminary
DS70119D-page 153
dsPIC30F6010
TABLE 22-2: INSTRUCTION SET OVERVIEW (CONTINUED)
Base
# of
cycle
s
Assembly
# of
Status Flags
Affected
Instr
#
Assembly Syntax
Description
Mnemonic
words
30
DIV
Signed 16/16-bit Integer Divide
Signed 32/16-bit Integer Divide
Unsigned 16/16-bit Integer Divide
Unsigned 32/16-bit Integer Divide
Signed 16/16-bit Fractional Divide
Do code to PC+Expr, lit14+1 times
Do code to PC+Expr, (Wn)+1 times
Euclidean Distance ( no accumulate)
1
1
1
1
1
2
2
1
18
18
18
18
18
2
N,Z,C, OV
N,Z,C, OV
N,Z,C, OV
N,Z,C, OV
N,Z,C, OV
None
DIV.S
DIV.SD
Wm,Wn
Wm,Wn
DIV.U
Wm,Wn
DIV.UD
Wm,Wn
31
32
DIVF
DO
DIVF
DO
Wm,Wn
#lit14,Expr
Wn,Expr
DO
2
None
33
34
ED
ED
1
OA,OB,OAB,
SA,SB,SAB
Wm*Wm,Acc,Wx,Wy,Wxd
EDAC
EDAC
Euclidean Distance
1
1
OA,OB,OAB,
SA,SB,SAB
Wm*Wm,Acc,Wx,Wy,Wxd
35
36
37
38
39
EXCH
FBCL
FF1L
EXCH
FBCL
FF1L
FF1R
GOTO
GOTO
INC
Swap Wns with Wnd
Find Bit Change from Left (MSb) Side
Find First One from Left (MSb) Side
Find First One from Right (LSb) Side
Go to address
1
1
1
1
2
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
2
2
1
1
1
1
1
1
1
1
1
1
1
1
None
Wns,Wnd
Ws,Wnd
Ws,Wnd
Ws,Wnd
Expr
C
C
FF1R
GOTO
C
None
Go to indirect
None
Wn
40
41
42
INC
f = f + 1
C,DC,N,OV,Z
C,DC,N,OV,Z
C,DC,N,OV,Z
C,DC,N,OV,Z
C,DC,N,OV,Z
C,DC,N,OV,Z
N,Z
f
INC
WREG = f + 1
f,WREG
Ws,Wd
f
INC
Wd = Ws + 1
INC2
INC2
INC2
INC2
IOR
f = f + 2
WREG = f + 2
f,WREG
Ws,Wd
f
Wd = Ws + 2
IOR
f = f .IOR. WREG
IOR
WREG = f .IOR. WREG
Wd = lit10 .IOR. Wd
Wd = Wb .IOR. Ws
Wd = Wb .IOR. lit5
Load Accumulator
N,Z
f,WREG
#lit10,Wn
Wb,Ws,Wd
Wb,#lit5,Wd
Wso,#Slit4,Acc
IOR
N,Z
IOR
N,Z
IOR
N,Z
43
LAC
LAC
OA,OB,OAB,
SA,SB,SAB
44
45
LNK
LSR
LNK
LSR
LSR
LSR
LSR
LSR
MAC
Link frame pointer
1
1
1
1
1
1
1
1
1
1
1
1
1
1
None
#lit14
f = Logical Right Shift f
C,N,OV,Z
C,N,OV,Z
C,N,OV,Z
N,Z
f
WREG = Logical Right Shift f
Wd = Logical Right Shift Ws
Wnd = Logical Right Shift Wb by Wns
Wnd = Logical Right Shift Wb by lit5
Multiply and Accumulate
f,WREG
Ws,Wd
Wb,Wns,Wnd
Wb,#lit5,Wnd
N,Z
46
MAC
OA,OB,OAB,
SA,SB,SAB
Wm*Wn,Acc,Wx,Wxd,Wy,Wyd,
AWB
MAC
Square and Accumulate
1
1
OA,OB,OAB,
SA,SB,SAB
Wm*Wm,Acc,Wx,Wxd,Wy,Wyd
47
MOV
MOV
Move f to Wn
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
2
2
1
1
None
N,Z
f,Wn
MOV
Move f to f
f
MOV
Move f to WREG
N,Z
f,WREG
MOV
Move 16-bit literal to Wn
Move 8-bit literal to Wn
Move Wn to f
None
None
None
None
N,Z
#lit16,Wn
MOV.b
MOV
#lit8,Wn
Wn,f
MOV
Move Ws to Wd
Wso,Wdo
MOV
Move WREG to f
WREG,f
Wns,Wd
MOV.D
MOV.D
MOVSAC
MPY
Move Double from W(ns):W(ns+1) to Wd
Move Double from Ws to W(nd+1):W(nd)
Pre-fetch and store accumulator
Multiply Wm by Wn to Accumulator
None
None
None
Ws,Wnd
48
49
MOVSAC
MPY
Acc,Wx,Wxd,Wy,Wyd,AWB
Wm*Wn,Acc,Wx,Wxd,Wy,Wyd
OA,OB,OAB,
SA,SB,SAB
MPY
Wm*Wm,Acc,Wx,Wxd,Wy,Wyd
Wm*Wn,Acc,Wx,Wxd,Wy,Wyd
Square Wm to Accumulator
1
1
OA,OB,OAB,
SA,SB,SAB
50
51
MPY.N
MSC
MPY.N
MSC
-(Multiply Wm by Wn) to Accumulator
Multiply and Subtract from Accumulator
1
1
1
1
None
OA,OB,OAB,
SA,SB,SAB
Wm*Wm,Acc,Wx,Wxd,Wy,Wyd,
AWB
DS70119D-page 154
Preliminary
2004 Microchip Technology Inc.
dsPIC30F6010
TABLE 22-2: INSTRUCTION SET OVERVIEW (CONTINUED)
Base
# of
Assembly
# of
Status Flags
Affected
Instr
#
Assembly Syntax
Description
cycle
s
Mnemonic
words
52
MUL
MUL.SS
MUL.SU
MUL.US
MUL.UU
{Wnd+1, Wnd} = signed(Wb) * signed(Ws)
{Wnd+1, Wnd} = signed(Wb) * unsigned(Ws)
{Wnd+1, Wnd} = unsigned(Wb) * signed(Ws)
1
1
1
1
1
1
1
1
None
None
None
None
Wb,Ws,Wnd
Wb,Ws,Wnd
Wb,Ws,Wnd
Wb,Ws,Wnd
{Wnd+1, Wnd} = unsigned(Wb) *
unsigned(Ws)
MUL.SU
MUL.UU
{Wnd+1, Wnd} = signed(Wb) * unsigned(lit5)
1
1
1
1
None
None
Wb,#lit5,Wnd
Wb,#lit5,Wnd
{Wnd+1, Wnd} = unsigned(Wb) *
unsigned(lit5)
MUL
NEG
W3:W2 = f * WREG
Negate Accumulator
1
1
1
1
None
f
53
NEG
OA,OB,OAB,
SA,SB,SAB
Acc
NEG
NEG
NEG
NOP
NOPR
POP
f = f + 1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
2
C,DC,N,OV,Z
C,DC,N,OV,Z
C,DC,N,OV,Z
None
f
WREG = f + 1
f,WREG
Ws,Wd
Wd = Ws + 1
54
55
NOP
POP
No Operation
No Operation
None
Pop f from top-of-stack (TOS)
Pop from top-of-stack (TOS) to Wdo
None
f
POP
None
Wdo
Wnd
POP.D
Pop from top-of-stack (TOS) to
W(nd):W(nd+1)
None
POP.S
PUSH
PUSH
PUSH.D
PUSH.S
PWRSAV
RCALL
RCALL
REPEAT
REPEAT
RESET
RETFIE
RETLW
RETURN
RLC
Pop Shadow Registers
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
2
1
1
2
2
1
1
1
All
56
PUSH
Push f to top-of-stack (TOS)
Push Wso to top-of-stack (TOS)
Push W(ns):W(ns+1) to top-of-stack (TOS)
Push Shadow Registers
None
None
None
None
WDTO,Sleep
None
None
None
None
None
f
Wso
Wns
57
58
PWRSAV
RCALL
#lit1
Expr
Wn
Go into Sleep or Idle mode
Relative Call
Computed Call
59
REPEAT
Repeat Next Instruction lit14+1 times
Repeat Next Instruction (Wn)+1 times
Software device Reset
#lit14
Wn
60
61
62
63
64
RESET
RETFIE
RETLW
RETURN
RLC
Return from interrupt
3 (2) None
3 (2) None
3 (2) None
Return with literal in Wn
#lit10,Wn
Return from Subroutine
f = Rotate Left through Carry f
WREG = Rotate Left through Carry f
Wd = Rotate Left through Carry Ws
f = Rotate Left (No Carry) f
WREG = Rotate Left (No Carry) f
Wd = Rotate Left (No Carry) Ws
f = Rotate Right through Carry f
WREG = Rotate Right through Carry f
Wd = Rotate Right through Carry Ws
f = Rotate Right (No Carry) f
WREG = Rotate Right (No Carry) f
Wd = Rotate Right (No Carry) Ws
Store Accumulator
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
C,N,Z
C,N,Z
C,N,Z
N,Z
f
RLC
f,WREG
Ws,Wd
f
RLC
65
66
67
68
RLNC
RLNC
RLNC
RLNC
RRC
N,Z
f,WREG
Ws,Wd
f
N,Z
RRC
C,N,Z
C,N,Z
C,N,Z
N,Z
RRC
f,WREG
Ws,Wd
f
RRC
RRNC
RRNC
RRNC
RRNC
SAC
N,Z
f,WREG
Ws,Wd
Acc,#Slit4,Wdo
Acc,#Slit4,Wdo
Ws,Wnd
f
N,Z
SAC
None
None
C,N,Z
None
None
None
SAC.R
SE
Store Rounded Accumulator
Wnd = sign extended Ws
69
70
SE
SETM
SETM
SETM
SETM
SFTAC
f = 0xFFFF
WREG = 0xFFFF
WREG
Ws
Ws = 0xFFFF
71
SFTAC
Arithmetic Shift Accumulator by (Wn)
OA,OB,OAB,
SA,SB,SAB
Acc,Wn
SFTAC
Arithmetic Shift Accumulator by Slit6
1
1
OA,OB,OAB,
SA,SB,SAB
Acc,#Slit6
2004 Microchip Technology Inc.
Preliminary
DS70119D-page 155
dsPIC30F6010
TABLE 22-2: INSTRUCTION SET OVERVIEW (CONTINUED)
Base
# of
cycle
s
Assembly
# of
Status Flags
Affected
Instr
#
Assembly Syntax
Description
Mnemonic
words
72
SL
SL
f = Left Shift f
1
1
1
1
1
1
1
1
1
1
1
1
C,N,OV,Z
C,N,OV,Z
C,N,OV,Z
N,Z
f
SL
WREG = Left Shift f
f,WREG
SL
Wd = Left Shift Ws
Ws,Wd
SL
Wnd = Left Shift Wb by Wns
Wnd = Left Shift Wb by lit5
Subtract Accumulators
Wb,Wns,Wnd
Wb,#lit5,Wnd
Acc
SL
N,Z
73
SUB
SUB
OA,OB,OAB,
SA,SB,SAB
SUB
f = f - WREG
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
2
2
2
2
1
1
1
1
1
1
1
C,DC,N,OV,Z
C,DC,N,OV,Z
C,DC,N,OV,Z
C,DC,N,OV,Z
C,DC,N,OV,Z
C,DC,N,OV,Z
C,DC,N,OV,Z
C,DC,N,OV,Z
C,DC,N,OV,Z
C,DC,N,OV,Z
C,DC,N,OV,Z
C,DC,N,OV,Z
C,DC,N,OV,Z
C,DC,N,OV,Z
C,DC,N,OV,Z
C,DC,N,OV,Z
C,DC,N,OV,Z
C,DC,N,OV,Z
None
f
SUB
WREG = f - WREG
Wn = Wn - lit10
f,WREG
#lit10,Wn
Wb,Ws,Wd
Wb,#lit5,Wd
f
SUB
SUB
Wd = Wb - Ws
SUB
Wd = Wb - lit5
74
SUBB
SUBB
SUBB
SUBB
SUBB
SUBB
SUBR
SUBR
SUBR
SUBR
SUBBR
SUBBR
SUBBR
SUBBR
SWAP.b
SWAP
TBLRDH
TBLRDL
TBLWTH
TBLWTL
ULNK
XOR
f = f - WREG - (C)
WREG = f - WREG - (C)
Wn = Wn - lit10 - (C)
Wd = Wb - Ws - (C)
Wd = Wb - lit5 - (C)
f = WREG - f
f,WREG
#lit10,Wn
Wb,Ws,Wd
Wb,#lit5,Wd
f
75
76
77
SUBR
SUBBR
SWAP
WREG = WREG - f
Wd = Ws - Wb
f,WREG
Wb,Ws,Wd
Wb,#lit5,Wd
f
Wd = lit5 - Wb
f = WREG - f - (C)
WREG = WREG -f - (C)
Wd = Ws - Wb - (C)
Wd = lit5 - Wb - (C)
Wn = nibble swap Wn
Wn = byte swap Wn
Read Prog<23:16> to Wd<7:0>
Read Prog<15:0> to Wd
Write Ws<7:0> to Prog<23:16>
Write Ws to Prog<15:0>
Unlink frame pointer
f = f .XOR. WREG
WREG = f .XOR. WREG
Wd = lit10 .XOR. Wd
Wd = Wb .XOR. Ws
Wd = Wb .XOR. lit5
Wnd = Zero-Extend Ws
f,WREG
Wb,Ws,Wd
Wb,#lit5,Wd
Wn
None
Wn
78
79
80
81
82
83
TBLRDH
TBLRDL
TBLWTH
TBLWTL
ULNK
None
Ws,Wd
Ws,Wd
Ws,Wd
Ws,Wd
None
None
None
None
XOR
N,Z
f
XOR
N,Z
f,WREG
#lit10,Wn
Wb,Ws,Wd
Wb,#lit5,Wd
Ws,Wnd
XOR
N,Z
XOR
N,Z
XOR
N,Z
84
ZE
ZE
C,Z,N
DS70119D-page 156
Preliminary
2004 Microchip Technology Inc.
dsPIC30F6010
23.1 MPLAB Integrated Development
Environment Software
23.0 DEVELOPMENT SUPPORT
The PICmicro® microcontrollers are supported with a
full range of hardware and software development tools:
The MPLAB IDE software brings an ease of software
development previously unseen in the 8/16-bit micro-
controller market. The MPLAB IDE is a Windows®
based application that contains:
• Integrated Development Environment
- MPLAB® IDE Software
• Assemblers/Compilers/Linkers
- MPASMTM Assembler
• An interface to debugging tools
- simulator
- MPLAB C17 and MPLAB C18 C Compilers
- programmer (sold separately)
- emulator (sold separately)
- MPLINKTM Object Linker/
MPLIBTM Object Librarian
- in-circuit debugger (sold separately)
• A full-featured editor with color coded context
• A multiple project manager
- MPLAB C30 C Compiler
- MPLAB ASM30 Assembler/Linker/Library
• Simulators
• Customizable data windows with direct edit of
contents
- MPLAB SIM Software Simulator
- MPLAB dsPIC30 Software Simulator
• Emulators
• High-level source code debugging
• Mouse over variable inspection
• Extensive on-line help
- MPLAB ICE 2000 In-Circuit Emulator
- MPLAB ICE 4000 In-Circuit Emulator
• In-Circuit Debugger
The MPLAB IDE allows you to:
• Edit your source files (either assembly or C)
- MPLAB ICD 2
• One touch assemble (or compile) and download
to PICmicro emulator and simulator tools
• Device Programmers
- PRO MATE® II Universal Device Programmer
- PICSTART® Plus Development Programmer
- MPLAB PM3 Device Programmer
• Low-Cost Demonstration Boards
- PICDEMTM 1 Demonstration Board
- PICDEM.netTM Demonstration Board
- PICDEM 2 Plus Demonstration Board
- PICDEM 3 Demonstration Board
- PICDEM 4 Demonstration Board
- PICDEM 17 Demonstration Board
- PICDEM 18R Demonstration Board
- PICDEM LIN Demonstration Board
- PICDEM USB Demonstration Board
• Evaluation Kits
(automatically updates all project information)
• Debug using:
- source files (assembly or C)
- mixed assembly and C
- machine code
MPLAB IDE supports multiple debugging tools in a
single development paradigm, from the cost effective
simulators, through low-cost in-circuit debuggers, to
full-featured emulators. This eliminates the learning
curve when upgrading to tools with increasing flexibility
and power.
23.2 MPASM Assembler
The MPASM assembler is a full-featured, universal
macro assembler for all PICmicro MCUs.
®
- KEELOQ
- PICDEM MSC
- microID®
- CAN
The MPASM assembler generates relocatable object
files for the MPLINK object linker, Intel® standard HEX
files, MAP files to detail memory usage and symbol ref-
erence, absolute LST files that contain source lines and
generated machine code and COFF files for
debugging.
- PowerSmart®
- Analog
The MPASM assembler features include:
• Integration into MPLAB IDE projects
• User defined macros to streamline assembly code
• Conditional assembly for multi-purpose source
files
• Directives that allow complete control over the
assembly process
2004 Microchip Technology Inc.
Preliminary
DS70119D-page 157
dsPIC30F6010
23.3 MPLAB C17 and MPLAB C18
C Compilers
23.6 MPLAB ASM30 Assembler, Linker
and Librarian
The MPLAB C17 and MPLAB C18 Code Development
MPLAB ASM30 assembler produces relocatable
machine code from symbolic assembly language for
dsPIC30F devices. MPLAB C30 compiler uses the
assembler to produce it’s object file. The assembler
generates relocatable object files that can then be
archived or linked with other relocatable object files and
archives to create an executable file. Notable features
of the assembler include:
Systems are complete ANSI
C
compilers for
Microchip’s PIC17CXXX and PIC18CXXX family of
microcontrollers. These compilers provide powerful
integration capabilities, superior code optimization and
ease of use not found with other compilers.
For easy source level debugging, the compilers provide
symbol information that is optimized to the MPLAB IDE
debugger.
• Support for the entire dsPIC30F instruction set
• Support for fixed-point and floating-point data
• Command line interface
23.4 MPLINK Object Linker/
MPLIB Object Librarian
• Rich directive set
The MPLINK object linker combines relocatable
objects created by the MPASM assembler and the
MPLAB C17 and MPLAB C18 C compilers. It can link
relocatable objects from precompiled libraries, using
directives from a linker script.
• Flexible macro language
• MPLAB IDE compatibility
23.7 MPLAB SIM Software Simulator
The MPLAB SIM software simulator allows code devel-
opment in a PC hosted environment by simulating the
PICmicro series microcontrollers on an instruction
level. On any given instruction, the data areas can be
examined or modified and stimuli can be applied from
a file, or user defined key press, to any pin. The execu-
tion can be performed in Single-Step, Execute Until
Break or Trace mode.
The MPLIB object librarian manages the creation and
modification of library files of precompiled code. When
a routine from a library is called from a source file, only
the modules that contain that routine will be linked in
with the application. This allows large libraries to be
used efficiently in many different applications.
The object linker/library features include:
• Efficient linking of single libraries instead of many
smaller files
The MPLAB SIM simulator fully supports symbolic
debugging using the MPLAB C17 and MPLAB C18
C Compilers, as well as the MPASM assembler. The
software simulator offers the flexibility to develop and
debug code outside of the laboratory environment,
making it an excellent, economical software
development tool.
• Enhanced code maintainability by grouping
related modules together
• Flexible creation of libraries with easy module
listing, replacement, deletion and extraction
23.5 MPLAB C30 C Compiler
23.8 MPLAB SIM30 Software Simulator
The MPLAB C30 C compiler is a full-featured, ANSI
compliant, optimizing compiler that translates standard
ANSI C programs into dsPIC30F assembly language
source. The compiler also supports many command
line options and language extensions to take full
advantage of the dsPIC30F device hardware capabili-
ties and afford fine control of the compiler code
generator.
The MPLAB SIM30 software simulator allows code
development in a PC hosted environment by simulating
the dsPIC30F series microcontrollers on an instruction
level. On any given instruction, the data areas can be
examined or modified and stimuli can be applied from
a file, or user defined key press, to any of the pins.
The MPLAB SIM30 simulator fully supports symbolic
debugging using the MPLAB C30 C Compiler and
MPLAB ASM30 assembler. The simulator runs in either
a Command Line mode for automated tasks, or from
MPLAB IDE. This high-speed simulator is designed to
debug, analyze and optimize time intensive DSP
routines.
MPLAB C30 is distributed with a complete ANSI C
standard library. All library functions have been vali-
dated and conform to the ANSI C library standard. The
library includes functions for string manipulation,
dynamic memory allocation, data conversion, time-
keeping and math functions (trigonometric, exponential
and hyperbolic). The compiler provides symbolic
information for high-level source debugging with the
MPLAB IDE.
DS70119D-page 158
Preliminary
2004 Microchip Technology Inc.
dsPIC30F6010
23.9 MPLAB ICE 2000
High-Performance Universal
23.11 MPLAB ICD 2 In-Circuit Debugger
Microchip’s In-Circuit Debugger, MPLAB ICD 2, is a
powerful, low-cost, run-time development tool,
connecting to the host PC via an RS-232 or high-speed
USB interface. This tool is based on the Flash
PICmicro MCUs and can be used to develop for these
and other PICmicro microcontrollers. The MPLAB
ICD 2 utilizes the in-circuit debugging capability built
into the Flash devices. This feature, along with
In-Circuit Emulator
The MPLAB ICE 2000 universal in-circuit emulator is
intended to provide the product development engineer
with a complete microcontroller design tool set for
PICmicro microcontrollers. Software control of the
MPLAB ICE 2000 in-circuit emulator is advanced by
the MPLAB Integrated Development Environment,
which allows editing, building, downloading and source
debugging from a single environment.
Microchip’s In-Circuit Serial ProgrammingTM (ICSPTM
)
protocol, offers cost effective in-circuit Flash debugging
from the graphical user interface of the MPLAB
Integrated Development Environment. This enables a
designer to develop and debug source code by setting
breakpoints, single-stepping and watching variables,
CPU status and peripheral registers. Running at full
speed enables testing hardware and applications in
real-time. MPLAB ICD 2 also serves as a development
programmer for selected PICmicro devices.
The MPLAB ICE 2000 is a full-featured emulator sys-
tem with enhanced trace, trigger and data monitoring
features. Interchangeable processor modules allow the
system to be easily reconfigured for emulation of differ-
ent processors. The universal architecture of the
MPLAB ICE in-circuit emulator allows expansion to
support new PICmicro microcontrollers.
The MPLAB ICE 2000 in-circuit emulator system has
been designed as a real-time emulation system with
advanced features that are typically found on more
expensive development tools. The PC platform and
Microsoft® Windows 32-bit operating system were
chosen to best make these features available in a
simple, unified application.
23.12 PRO MATE II Universal Device
Programmer
The PRO MATE II is a universal, CE compliant device
programmer with programmable voltage verification at
VDDMIN and VDDMAX for maximum reliability. It features
an LCD display for instructions and error messages
and a modular detachable socket assembly to support
various package types. In Stand-Alone mode, the
PRO MATE II device programmer can read, verify and
program PICmicro devices without a PC connection. It
can also set code protection in this mode.
23.10 MPLAB ICE 4000
High-Performance Universal
In-Circuit Emulator
The MPLAB ICE 4000 universal in-circuit emulator is
intended to provide the product development engineer
with a complete microcontroller design tool set for high-
end PICmicro microcontrollers. Software control of the
MPLAB ICE in-circuit emulator is provided by the
MPLAB Integrated Development Environment, which
allows editing, building, downloading and source
debugging from a single environment.
23.13 MPLAB PM3 Device Programmer
The MPLAB PM3 is a universal, CE compliant device
programmer with programmable voltage verification at
VDDMIN and VDDMAX for maximum reliability. It features
a large LCD display (128 x 64) for menus and error
messages and a modular detachable socket assembly
to support various package types. The ICSP™ cable
assembly is included as a standard item. In Stand-
Alone mode, the MPLAB PM3 device programmer can
read, verify and program PICmicro devices without a
PC connection. It can also set code protection in this
mode. MPLAB PM3 connects to the host PC via an
RS-232 or USB cable. MPLAB PM3 has high-speed
communications and optimized algorithms for quick
programming of large memory devices and incorpo-
rates an SD/MMC card for file storage and secure data
applications.
The MPLAB ICD 4000 is a premium emulator system,
providing the features of MPLAB ICE 2000, but with
increased emulation memory and high-speed perfor-
mance for dsPIC30F and PIC18XXXX devices. Its
advanced emulator features include complex triggering
and timing, up to 2 Mb of emulation memory and the
ability to view variables in real-time.
The MPLAB ICE 4000 in-circuit emulator system has
been designed as a real-time emulation system with
advanced features that are typically found on more
expensive development tools. The PC platform and
Microsoft Windows 32-bit operating system were
chosen to best make these features available in a
simple, unified application.
2004 Microchip Technology Inc.
Preliminary
DS70119D-page 159
dsPIC30F6010
23.14 PICSTART Plus Development
Programmer
23.17 PICDEM 2 Plus
Demonstration Board
The PICSTART Plus development programmer is an
easy-to-use, low-cost, prototype programmer. It con-
nects to the PC via a COM (RS-232) port. MPLAB
Integrated Development Environment software makes
using the programmer simple and efficient. The
PICSTART Plus development programmer supports
most PICmicro devices up to 40 pins. Larger pin count
devices, such as the PIC16C92X and PIC17C76X,
may be supported with an adapter socket. The
PICSTART Plus development programmer is CE
compliant.
The PICDEM 2 Plus demonstration board supports
many 18, 28 and 40-pin microcontrollers, including
PIC16F87X and PIC18FXX2 devices. All the neces-
sary hardware and software is included to run the dem-
onstration programs. The sample microcontrollers
provided with the PICDEM 2 demonstration board can
be programmed with a PRO MATE II device program-
mer, PICSTART Plus development programmer, or
MPLAB ICD 2 with a Universal Programmer Adapter.
The MPLAB ICD 2 and MPLAB ICE in-circuit emulators
may also be used with the PICDEM 2 demonstration
board to test firmware. A prototype area extends the
circuitry for additional application components. Some
of the features include an RS-232 interface, a 2 x 16
LCD display, a piezo speaker, an on-board temperature
sensor, four LEDs and sample PIC18F452 and
PIC16F877 Flash microcontrollers.
23.15 PICDEM 1 PICmicro
Demonstration Board
The PICDEM 1 demonstration board demonstrates the
capabilities of the PIC16C5X (PIC16C54 to
PIC16C58A), PIC16C61, PIC16C62X, PIC16C71,
PIC16C8X, PIC17C42, PIC17C43 and PIC17C44. All
necessary hardware and software is included to run
basic demo programs. The sample microcontrollers
provided with the PICDEM 1 demonstration board can
be programmed with a PRO MATE II device program-
mer or a PICSTART Plus development programmer.
The PICDEM 1 demonstration board can be connected
to the MPLAB ICE in-circuit emulator for testing. A
prototype area extends the circuitry for additional appli-
cation components. Features include an RS-232
interface, a potentiometer for simulated analog input,
push button switches and eight LEDs.
23.18 PICDEM 3 PIC16C92X
Demonstration Board
The PICDEM 3 demonstration board supports the
PIC16C923 and PIC16C924 in the PLCC package. All
the necessary hardware and software is included to run
the demonstration programs.
23.19 PICDEM 4 8/14/18-Pin
Demonstration Board
The PICDEM 4 can be used to demonstrate the capa-
bilities of the 8, 14 and 18-pin PIC16XXXX and
PIC18XXXX MCUs, including the PIC16F818/819,
PIC16F87/88, PIC16F62XA and the PIC18F1320
family of microcontrollers. PICDEM 4 is intended to
showcase the many features of these low pin count
parts, including LIN and Motor Control using ECCP.
Special provisions are made for low-power operation
with the supercapacitor circuit and jumpers allow on-
board hardware to be disabled to eliminate current
draw in this mode. Included on the demo board are pro-
visions for Crystal, RC or Canned Oscillator modes, a
five volt regulator for use with a nine volt wall adapter
or battery, DB-9 RS-232 interface, ICD connector for
programming via ICSP and development with MPLAB
ICD 2, 2 x 16 liquid crystal display, PCB footprints for
H-Bridge motor driver, LIN transceiver and EEPROM.
Also included are: header for expansion, eight LEDs,
four potentiometers, three push buttons and a proto-
typing area. Included with the kit is a PIC16F627A and
a PIC18F1320. Tutorial firmware is included along with
the User’s Guide.
23.16 PICDEM.net Internet/Ethernet
Demonstration Board
The PICDEM.net demonstration board is an Internet/
Ethernet demonstration board using the PIC18F452
microcontroller and TCP/IP firmware. The board
supports any 40-pin DIP device that conforms to the
standard pinout used by the PIC16F877 or
PIC18C452. This kit features a user friendly TCP/IP
stack, web server with HTML, a 24L256 Serial
EEPROM for Xmodem download to web pages into
Serial EEPROM, ICSP/MPLAB ICD 2 interface con-
nector, an Ethernet interface, RS-232 interface and a
16 x 2 LCD display. Also included is the book and
CD-ROM “TCP/IP Lean, Web Servers for Embedded
Systems,” by Jeremy Bentham
DS70119D-page 160
Preliminary
2004 Microchip Technology Inc.
dsPIC30F6010
23.20 PICDEM 17 Demonstration Board
23.24 PICDEM USB PIC16C7X5
Demonstration Board
The PICDEM 17 demonstration board is an evaluation
board that demonstrates the capabilities of several
Microchip microcontrollers, including PIC17C752,
PIC17C756A, PIC17C762 and PIC17C766. A pro-
grammed sample is included. The PRO MATE II device
programmer, or the PICSTART Plus development pro-
grammer, can be used to reprogram the device for user
tailored application development. The PICDEM 17
demonstration board supports program download and
execution from external on-board Flash memory. A
generous prototype area is available for user hardware
expansion.
The PICDEM USB Demonstration Board shows off the
capabilities of the PIC16C745 and PIC16C765 USB
microcontrollers. This board provides the basis for
future USB products.
23.25 Evaluation and
Programming Tools
In addition to the PICDEM series of circuits, Microchip
has a line of evaluation kits and demonstration software
for these products.
• KEELOQ evaluation and programming tools for
23.21 PICDEM 18R PIC18C601/801
Demonstration Board
Microchip’s HCS Secure Data Products
• CAN developers kit for automotive network
applications
The PICDEM 18R demonstration board serves to assist
development of the PIC18C601/801 family of Microchip
microcontrollers. It provides hardware implementation
of both 8-bit Multiplexed/Demultiplexed and 16-bit
Memory modes. The board includes 2 Mb external
Flash memory and 128 Kb SRAM memory, as well as
serial EEPROM, allowing access to the wide range of
memory types supported by the PIC18C601/801.
• Analog design boards and filter design software
• PowerSmart battery charging evaluation/
calibration kits
• IrDA® development kit
• microID development and rfLabTM development
software
• SEEVAL® designer kit for memory evaluation and
endurance calculations
23.22 PICDEM LIN PIC16C43X
Demonstration Board
• PICDEM MSC demo boards for Switching mode
power supply, high-power IR driver, delta sigma
ADC and flow rate sensor
The powerful LIN hardware and software kit includes a
series of boards and three PICmicro microcontrollers.
The small footprint PIC16C432 and PIC16C433 are
used as slaves in the LIN communication and feature
Check the Microchip web page and the latest Product
Selector Guide for the complete list of demonstration
and evaluation kits.
on-board LIN transceivers.
A PIC16F874 Flash
microcontroller serves as the master. All three micro-
controllers are programmed with firmware to provide
LIN bus communication.
23.23 PICkit™ 1 Flash Starter Kit
A complete “development system in a box”, the PICkit
Flash Starter Kit includes a convenient multi-section
board for programming, evaluation and development of
8/14-pin Flash PIC® microcontrollers. Powered via
USB, the board operates under a simple Windows GUI.
The PICkit 1 Starter Kit includes the User’s Guide (on
CD ROM), PICkit 1 tutorial software and code for
various applications. Also included are MPLAB® IDE
(Integrated Development Environment) software,
software and hardware “Tips 'n Tricks for 8-pin Flash
PIC® Microcontrollers” Handbook and a USB interface
cable. Supports all current 8/14-pin Flash PIC
microcontrollers, as well as many future planned
devices.
2004 Microchip Technology Inc.
Preliminary
DS70119D-page 161
dsPIC30F6010
NOTES:
DS70119D-page 162
Preliminary
2004 Microchip Technology Inc.
dsPIC30F6010
24.0 ELECTRICAL CHARACTERISTICS
This section provides an overview of dsPIC30F electrical characteristics. Additional information will be provided in future
revisions of this document as it becomes available.
For detailed information about the dsPIC30F architecture and core, refer to dsPIC30F Family Reference Manual
(DS70046).
Absolute maximum ratings for the dsPIC30F family are listed below. Exposure to these maximum rating conditions for
extended periods may affect device reliability. Functional operation of the device at these or any other conditions above
the parameters indicated in the operation listings of this specification is not implied.
(†)
Absolute Maximum Ratings
Ambient temperature under bias.............................................................................................................-40°C to +125°C
Storage temperature .............................................................................................................................. -65°C to +150°C
Voltage on any pin with respect to VSS (except VDD and MCLR) (Note 1).................................... -0.3V to (VDD + 0.3V)
Voltage on VDD with respect to VSS ......................................................................................................... -0.3V to +5.5V
Voltage on MCLR with respect to VSS........................................................................................................ 0V to +13.25V
Maximum current out of VSS pin ...........................................................................................................................300 mA
Maximum current into VDD pin (Note 2)...............................................................................................................250 mA
Input clamp current, IIK (VI < 0 or VI > VDD).......................................................................................................... 20 mA
Output clamp current, IOK (VO < 0 or VO > VDD)................................................................................................... 20 mA
Maximum output current sunk by any I/O pin..........................................................................................................25 mA
Maximum output current sourced by any I/O pin ....................................................................................................25 mA
Maximum current sunk by all ports .......................................................................................................................200 mA
Maximum current sourced by all ports (Note 2)...................................................................................................200 mA
Note 1: Voltage spikes below VSS at the MCLR/VPP pin, inducing currents greater than 80 mA, may cause latchup.
Thus, a series resistor of 50-100Ω should be used when applying a “low” level to the MCLR/VPP pin, rather
than pulling this pin directly to VSS.
2: Maximum allowable current is a function of device maximum power dissipation. See Table 24-4.
†
NOTICE: Stresses above those listed under “Absolute Maximum Ratings” may cause permanent damage to the
device. This is a stress rating only and functional operation of the device at those or any other conditions above those
indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for
extended periods may affect device reliability.
24.1 DC Characteristics
Note: All peripheral electrical characteristics are specified. For exact peripherals available on specific
devices, please refer the the Family Cross Reference Table.
TABLE 24-1: OPERATING MIPS VS. VOLTAGE
Max MIPS
VDD Range
Temp Range
(in °C)
(in Volts)
dsPIC30F6010-30I
dsPIC30F6010-20I
dsPIC30F6010-20E
4.75-5.5V
4.75-5.5V
3.0-3.6V
3.0-3.6V
2.5-3.0V
-40°C to +85°C
-40°C to +125°C
-40°C to +85°C
-40°C to +125°C
-40°C to +85°C
30
—
20
—
—
20
—
10
—
15
—
10
—
7.5
7.5
2004 Microchip Technology Inc.
Preliminary
DS70119D-page 163
dsPIC30F6010
TABLE 24-2: THERMAL OPERATING CONDITIONS
Rating
Symbol
Min
Typ
Max
Unit
dsPIC30F6010-30I
Operating Junction Temperature Range
Operating Ambient Temperature Range
dsPIC30F6010-20I
T
-40
-40
+125
+85
°C
°C
J
T
A
Operating Junction Temperature Range
Operating Ambient Temperature Range
dsPIC30F6010-20E
T
-40
-40
+150
+85
°C
°C
J
T
A
Operating Junction Temperature Range
Operating Ambient Temperature Range
T
-40
-40
+150
+125
°C
°C
J
T
A
Power Dissipation:
Internal chip power dissipation:
PINT = VDD × (IDD –
)
IOH
∑
PD
PINT + PI/O
W
I/O Pin power dissipation:
=
({
OH} × OH ) +
I
(
)
OL
PI/O
V
DD
– V
∑
∑
OL
V
× I
Maximum Allowed Power Dissipation
PDMAX
(TJ - TA) / θJA
W
TABLE 24-3: THERMAL PACKAGING CHARACTERISTICS
Characteristic
Symbol
Typ
Max
Unit
Notes
Package Thermal Resistance, 80-pin TQFP (14x14x1mm)
Package Thermal Resistance, 64-pin TQFP (14x14x1mm)
θJA
θJA
50
50
°C/W
°C/W
1
1
Note 1: Junction to ambient thermal resistance, Theta-ja (θJA) numbers are achieved by package simulations.
TABLE 24-4: DC TEMPERATURE AND VOLTAGE SPECIFICATIONS
Standard Operating Conditions: 2.5V to 5.5V
(unless otherwise stated)
DC CHARACTERISTICS
Operating temperature -40°C ≤ TA ≤ +85°C for Industrial
-40°C ≤ TA ≤ +125°C for Extended
Param
(1)
Symbol
Characteristic
Min
Typ
Max Units
Conditions
No.
(2)
Operating Voltage
DC10
DC11
DC12
DC16
VDD
VDD
VDR
VPOR
Supply Voltage
2.5
2.5
—
—
—
5.5
5.5
—
V
V
V
V
Industrial temperature
Extended temperature
Supply Voltage
(3)
RAM Data Retention Voltage
1.5
VSS
VDD Start Voltage
to ensure internal
—
—
Power-on Reset signal
DC17
SVDD
VDD Rise Rate
0.05
V/ms 0-5V in 0.1 sec
0-3V in 60 ms
to ensure internal
Power-on Reset signal
Note 1: Data in “Typ” column is at 5V, 25°C unless otherwise stated. Parameters are for design guidance only and
are not tested.
2: These parameters are characterized but not tested in manufacturing.
3: This is the limit to which VDD can be lowered without losing RAM data.
DS70119D-page 164
Preliminary
2004 Microchip Technology Inc.
dsPIC30F6010
TABLE 24-5: DC CHARACTERISTICS: OPERATING CURRENT (IDD)
Standard Operating Conditions: 2.5V to 5.5V
(unless otherwise stated)
DC CHARACTERISTICS
Operating temperature -40°C ≤ TA ≤ +85°C for Industrial
-40°C ≤ TA ≤ +125°C for Extended
Parameter
No.
(1)
Typical
Max
Units
Conditions
(2)
Operating Current (IDD)
DC20
—
4
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
-40°C
25°C
DC20a
DC20b
DC20c
DC20d
DC20e
DC20f
DC20g
DC23
3.3V
—
—
—
7
85°C
125°C
-40°C
25°C
1 MIPS EC mode
5V
—
—
—
13
—
—
—
22
—
—
—
29
—
—
—
50
—
—
—
23
—
—
—
41
—
—
85°C
125°C
-40°C
25°C
DC23a
DC23b
DC23c
DC23d
DC23e
DC23f
DC23g
DC24
3.3V
85°C
125°C
-40°C
25°C
4 MIPS EC mode, 4X PLL
10 MIPS EC mode, 4X PLL
8 MIPS EC mode, 8X PLL
5V
85°C
125°C
-40°C
25°C
DC24a
DC24b
DC24c
DC24d
DC24e
DC24f
DC24g
DC25
3.3V
85°C
125°C
-40°C
25°C
5V
85°C
125°C
-40°C
25°C
DC25a
DC25b
DC25c
DC25d
DC25e
DC25f
DC25g
3.3V
85°C
125°C
-40°C
25°C
5V
85°C
125°C
Note 1: Data in “Typical” column is at 5V, 25°C unless otherwise stated. Parameters are for design guidance only
and are not tested.
2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O
pin loading and switching rate, oscillator type, internal code execution pattern and temperature also have
an impact on the current consumption. The test conditions for all IDD measurements are as follows: OSC1
driven with external square wave from rail to rail. All I/O pins are configured as Inputs and pulled to VDD.
MCLR = VDD, WDT, FSCM, LVD and BOR are disabled. CPU, SRAM, Program Memory and Data
Memory are operational. No peripheral modules are operating.
2004 Microchip Technology Inc.
Preliminary
DS70119D-page 165
dsPIC30F6010
TABLE 24-5: DC CHARACTERISTICS: OPERATING CURRENT (IDD) (CONTINUED)
Standard Operating Conditions: 2.5V to 5.5V
(unless otherwise stated)
DC CHARACTERISTICS
Operating temperature -40°C ≤ TA ≤ +85°C for Industrial
-40°C ≤ TA ≤ +125°C for Extended
Parameter
(1)
Typical
Max
Units
Conditions
No.
(2)
Operating Current (IDD)
DC27
—
50
—
—
90
—
—
—
42
—
—
76
—
—
—
146
—
—
—
7.0
—
—
—
12
—
—
—
1.5
—
—
—
2.5
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
-40°C
25°C
85°C
-40°C
25°C
85°C
125°C
-40°C
25°C
85°C
-40°C
25°C
85°C
125°C
-40°C
25°C
85°C
125°C
-40°C
25°C
85°C
125°C
-40°C
25°C
85°C
125°C
-40°C
25°C
85°C
125°C
-40°C
25°C
85°C
125°C
DC27a
DC27b
DC27c
DC27d
DC27e
DC27f
DC28
3.3V
20 MIPS EC mode, 8X PLL
5V
DC28a
DC28b
DC28c
DC28d
DC28e
DC28f
DC29
3.3V
16 MIPS EC mode, 16X PLL
5V
DC29a
DC29b
DC29c
DC30
5V
3.3V
5V
30 MIPS EC mode, 16X PLL
DC30a
DC30b
DC30c
DC30d
DC30e
DC30f
DC30g
DC31
FRC (~ 2 MIPS)
DC31a
DC31b
DC31c
DC31d
DC31e
DC31f
DC31g
3.3V
LPRC (~ 512 kHz)
5V
Note 1: Data in “Typical” column is at 5V, 25°C unless otherwise stated. Parameters are for design guidance only
and are not tested.
2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O
pin loading and switching rate, oscillator type, internal code execution pattern and temperature also have
an impact on the current consumption. The test conditions for all IDD measurements are as follows: OSC1
driven with external square wave from rail to rail. All I/O pins are configured as Inputs and pulled to VDD.
MCLR = VDD, WDT, FSCM, LVD and BOR are disabled. CPU, SRAM, Program Memory and Data
Memory are operational. No peripheral modules are operating.
DS70119D-page 166
Preliminary
2004 Microchip Technology Inc.
dsPIC30F6010
TABLE 24-6: DC CHARACTERISTICS: IDLE CURRENT (IIDLE)
Standard Operating Conditions: 2.5V to 5.5V
(unless otherwise stated)
Operating temperature -40°C ≤ TA ≤ +85°C for Industrial
-40°C ≤ TA ≤ +125°C for Extended
DC CHARACTERISTICS
Parameter
No.
(1)
Typical
Max
Units
Conditions
(2)
Idle Current (IIDLE): Core OFF Clock ON Base Current
DC40
—
3
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
-40°C
25°C
DC40a
DC40b
DC40c
DC40d
DC40e
DC40f
DC40g
DC43
3.3V
—
—
—
5
85°C
125°C
-40°C
25°C
1 MIPS EC mode
5V
—
—
—
7.7
—
—
—
13
—
—
—
15
—
—
—
29
—
—
—
13
—
—
—
24
—
—
85°C
125°C
-40°C
25°C
DC43a
DC43b
DC43c
DC43d
DC43e
DC43f
DC43g
DC44
3.3V
85°C
125°C
-40°C
25°C
4 MIPS EC mode, 4X PLL
10 MIPS EC mode, 4X PLL
8 MIPS EC mode, 8X PLL
5V
85°C
125°C
-40°C
25°C
DC44a
DC44b
DC44c
DC44d
DC44e
DC44f
DC44g
DC45
3.3V
85°C
125°C
-40°C
25°C
5V
85°C
125°C
-40°C
25°C
DC45a
DC45b
DC45c
DC45d
DC45e
DC45f
DC45g
3.3V
85°C
125°C
-40°C
25°C
5V
85°C
125°C
Note 1: Data in “Typical” column is at 5V, 25°C unless otherwise stated. Parameters are for design guidance only
and are not tested.
2: Base IIDLE current is measured with Core off, Clock on and all modules turned off.
2004 Microchip Technology Inc.
Preliminary
DS70119D-page 167
dsPIC30F6010
TABLE 24-6: DC CHARACTERISTICS: IDLE CURRENT (IIDLE) (CONTINUED)
Standard Operating Conditions: 2.5V to 5.5V
(unless otherwise stated)
DC CHARACTERISTICS
Operating temperature -40°C ≤ TA ≤ +85°C for Industrial
-40°C ≤ TA ≤ +125°C for Extended
Parameter
(1)
Typical
Max
Units
Conditions
No.
(2)
Idle Current (IIDLE): Core OFF Clock ON Base Current
DC47
—
29
—
—
52
—
—
—
24
—
—
43
—
—
—
73
—
—
—
4.0
—
—
—
7.0
—
—
—
1.0
—
—
—
1.5
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
-40°C
25°C
85°C
-40°C
25°C
85°C
125°C
-40°C
25°C
85°C
-40°C
25°C
85°C
125°C
-40°C
25°C
85°C
125°C
-40°C
25°C
85°C
125°C
-40°C
25°C
85°C
125°C
-40°C
25°C
85°C
125°C
-40°C
25°C
85°C
125°C
DC47a
DC47b
DC47c
DC47d
DC47e
DC47f
DC48
3.3V
20 MIPS EC mode, 8X PLL
5V
DC48a
DC48b
DC48c
DC48d
DC48e
DC48f
DC49
3.3V
16 MIPS EC mode, 16X PLL
5V
DC49a
DC49b
DC49c
DC50
5V
3.3V
5V
30 MIPS EC mode, 16X PLL
DC50a
DC50b
DC50c
DC50d
DC50e
DC50f
DC50g
DC51
FRC (~ 2 MIPS)
DC51a
DC51b
DC51c
DC51d
DC51e
DC51f
DC51g
3.3V
LPRC (~ 512 kHz)
5V
Note 1: Data in “Typical” column is at 5V, 25°C unless otherwise stated. Parameters are for design guidance only
and are not tested.
2: Base IIDLE current is measured with Core off, Clock on and all modules turned off.
DS70119D-page 168
Preliminary
2004 Microchip Technology Inc.
dsPIC30F6010
TABLE 24-7: DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD)
Standard Operating Conditions: 2.5V to 5.5V
(unless otherwise stated)
DC CHARACTERISTICS
Operating temperature -40°C ≤ TA ≤ +85°C for Industrial
-40°C ≤ TA ≤ +125°C for Extended
Parameter
No.
(1)
Typical
Max
Units
Conditions
(2)
Power Down Current (IPD)
DC60
—
0.1
—
—
—
0.2
—
—
—
6.8
—
—
—
16
—
—
—
5.5
—
—
—
7.5
—
—
—
32
—
—
—
38
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
µA
µA
µA
µA
µA
µA
µA
µA
µA
µA
µA
µA
µA
µA
µA
µA
µA
µA
µA
µA
µA
µA
µA
µA
µA
µA
µA
µA
µA
µA
µA
µA
-40°C
25°C
DC60a
DC60b
DC60c
DC60d
DC60e
DC60f
DC60g
DC61
3.3V
85°C
125°C
-40°C
25°C
(3)
Base Power Down Current
5V
85°C
125°C
-40°C
25°C
DC61a
DC61b
DC61c
DC61d
DC61e
DC61f
DC61g
DC62
3.3V
85°C
125°C
-40°C
25°C
(3)
Watchdog Timer Current: ∆IWDT
5V
85°C
125°C
-40°C
25°C
DC62a
DC62b
DC62c
DC62d
DC62e
DC62f
DC62g
DC63
3.3V
85°C
125°C
-40°C
25°C
(3)
Timer 1 w/32 kHz Crystal: ∆ITI32
5V
85°C
125°C
-40°C
25°C
DC63a
DC63b
DC63c
DC63d
DC63e
DC63f
DC63g
3.3V
85°C
125°C
-40°C
25°C
(3)
BOR On: ∆IBOR
5V
85°C
125°C
Note 1: Data in the Typical column is at 5V, 25°C unless otherwise stated. Parameters are for design guidance
only and are not tested.
2: Base IPD is measured with all peripherals and clocks shut down. All I/Os are configured as inputs and
pulled high. LVD, BOR, WDT, etc. are all switched off.
3: The ∆ current is the additional current consumed when the module is enabled. This current should be
added to the base IPD current.
2004 Microchip Technology Inc.
Preliminary
DS70119D-page 169
dsPIC30F6010
TABLE 24-7: DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD) (CONTINUED)
Standard Operating Conditions: 2.5V to 5.5V
(unless otherwise stated)
DC CHARACTERISTICS
Operating temperature -40°C ≤ TA ≤ +85°C for Industrial
-40°C ≤ TA ≤ +125°C for Extended
Parameter
(1)
Typical
Max
Units
Conditions
No.
(2)
Power Down Current (IPD)
DC66
—
25
—
—
—
30
—
—
—
—
—
—
—
—
—
—
µA
µA
µA
µA
µA
µA
µA
µA
-40°C
25°C
DC66a
DC66b
DC66c
DC66d
DC66e
DC66f
DC66g
3.3V
85°C
125°C
-40°C
25°C
(3)
Low Voltage Detect: ∆ILVD
5V
85°C
125°C
Note 1: Data in the Typical column is at 5V, 25°C unless otherwise stated. Parameters are for design guidance
only and are not tested.
2: Base IPD is measured with all peripherals and clocks shut down. All I/Os are configured as inputs and
pulled high. LVD, BOR, WDT, etc. are all switched off.
3: The ∆ current is the additional current consumed when the module is enabled. This current should be
added to the base IPD current.
DS70119D-page 170
Preliminary
2004 Microchip Technology Inc.
dsPIC30F6010
TABLE 24-8: DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS
Standard Operating Conditions: 2.5V to 5.5V
(unless otherwise stated)
DC CHARACTERISTICS
Operating temperature -40°C ≤ TA ≤ +85°C for Industrial
-40°C ≤ TA ≤ +125°C for Extended
Param
Symbol
No.
(1)
Characteristic
Min
Typ
Max
Units
Conditions
(2)
VIL
Input Low Voltage
DI10
I/O pins:
with Schmitt Trigger buffer
VSS
VSS
VSS
VSS
TBD
TBD
—
—
—
—
—
—
0.2 VDD
0.2 VDD
0.2 VDD
0.3 VDD
TBD
V
V
V
V
V
V
DI15
DI16
DI17
DI18
DI19
MCLR
OSC1 (in XT, HS and LP modes)
(3)
OSC1 (in RC mode)
SDA, SCL
SDA, SCL
SM bus disabled
SM bus enabled
TBD
(2)
VIH
Input High Voltage
DI20
I/O pins:
with Schmitt Trigger buffer
0.8 VDD
0.8 VDD
—
—
—
—
—
—
VDD
VDD
VDD
VDD
TBD
TBD
V
V
V
V
V
V
DI25
DI26
DI27
DI28
DI29
MCLR
OSC1 (in XT, HS and LP modes) 0.7 VDD
(3)
OSC1 (in RC mode)
0.9 VDD
TBD
SDA, SCL
SM bus disabled
SM bus enabled
SDA, SCL
TBD
(2)
ICNPU
CNXX Pull-up Current
DI30
DI31
50
250
400
µA VDD = 5V, VPIN = VSS
µA VDD = 3V, VPIN = VSS
TBD
TBD
TBD
(2)(4)(5)
IIL
Input Leakage Current
DI50
DI51
I/O ports
—
—
0.01
0.50
1
µA
µA
µA
VSS ≤ VPIN ≤ VDD,
Pin at hi-impedance
Analog Input Pins
—
VSS ≤ VPIN ≤ VDD,
Pin at hi-impedance
DI55
DI56
MCLR
OSC1
—
—
0.05
0.05
5
5
VSS ≤ VPIN ≤ VDD
µA VSS ≤ VPIN ≤ VDD, XT, HS
and LP Osc mode
Note 1: Data in “Typ” column is at 5V, 25°C unless otherwise stated. Parameters are for design guidance only and
are not tested.
2: These parameters are characterized but not tested in manufacturing.
3: In RC oscillator configuration, the OSC1/CLKl pin is a Schmitt Trigger input. It is not recommended that
the dsPIC30F device be driven with an external clock while in RC mode.
4: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified
levels represent normal operating conditions. Higher leakage current may be measured at different input
voltages.
5: Negative current is defined as current sourced by the pin.
2004 Microchip Technology Inc.
Preliminary
DS70119D-page 171
dsPIC30F6010
TABLE 24-9: DC CHARACTERISTICS: I/O PIN OUTPUT SPECIFICATIONS
Standard Operating Conditions: 2.5V to 5.5V
(unless otherwise stated)
DC CHARACTERISTICS
Operating temperature -40°C ≤ TA ≤ +85°C for Industrial
-40°C ≤ TA ≤ +125°C for Extended
Param
(1)
Symbol
Characteristic
Min
Typ
Max Units
Conditions
No.
(2)
VOL
Output Low Voltage
DO10
DO16
I/O ports
—
—
—
—
—
—
—
—
0.6
TBD
0.6
V
V
V
V
IOL = 8.5 mA, VDD = 5V
IOL = 2.0 mA, VDD = 3V
IOL = 1.6 mA, VDD = 5V
IOL = 2.0 mA, VDD = 3V
OSC2/CLKOUT
(RC or EC Osc mode)
TBD
(2)
VOH
Output High Voltage
DO20
DO26
I/O ports
VDD – 0.7
TBD
—
—
—
—
—
—
—
—
V
V
V
V
IOH = -3.0 mA, VDD = 5V
IOH = -2.0 mA, VDD = 3V
IOH = -1.3 mA, VDD = 5V
IOH = -2.0 mA, VDD = 3V
OSC2/CLKOUT
VDD – 0.7
TBD
(RC or EC Osc mode)
Capacitive Loading Specs
(2)
on Output Pins
DO50 COSC2
OSC2/SOSC2 pin
—
—
15
pF In XTL, XT, HS and LP modes
when external clock is used to
drive OSC1.
DO56 CIO
DO58 CB
All I/O pins and OSC2
SCL, SDA
—
—
—
—
50
pF RC or EC Osc mode
2
pF In I C mode
400
Note 1: Data in “Typ” column is at 5V, 25°C unless otherwise stated. Parameters are for design guidance only and
are not tested.
2: These parameters are characterized but not tested in manufacturing.
FIGURE 24-1:
LOW-VOLTAGE DETECT CHARACTERISTICS
VDD
LV10
LVDIF
(LVDIF set by hardware)
DS70119D-page 172
Preliminary
2004 Microchip Technology Inc.
dsPIC30F6010
TABLE 24-10: ELECTRICAL CHARACTERISTICS: LVDL
Standard Operating Conditions: 2.5V to 5.5V
(unless otherwise stated)
DC CHARACTERISTICS
Operating temperature -40°C ≤ TA ≤ +85°C for Industrial
-40°C ≤ TA ≤ +125°C for Extended
Param
Symbol
No.
(1)
Characteristic
Min
Typ
Max Units Conditions
(2)
LV10
VPLVD
LVDL Voltage on VDD transition LVDL = 0000
high to low
—
—
—
V
(2)
(2)
(2)
LVDL = 0001
LVDL = 0010
LVDL = 0011
LVDL = 0100
LVDL = 0101
LVDL = 0110
LVDL = 0111
LVDL = 1000
LVDL = 1001
LVDL = 1010
LVDL = 1011
LVDL = 1100
LVDL = 1101
LVDL = 1110
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
—
—
—
—
2.50
2.70
2.80
3.00
3.30
3.50
3.60
3.80
4.00
4.20
4.50
—
2.65
2.86
2.97
3.18
3.50
3.71
3.82
4.03
4.24
4.45
4.77
—
LV15
VLVDIN
External LVD input pin
threshold voltage
LVDL = 1111
Note 1: These parameters are characterized but not tested in manufacturing.
2: These values not in usable operating range.
FIGURE 24-2:
BROWN-OUT RESET CHARACTERISTICS
VDD
(Device not in Brown-out Reset)
BO15
BO10
(Device in Brown-out Reset)
RESET (due to BOR)
Power Up Time-out
2004 Microchip Technology Inc.
Preliminary
DS70119D-page 173
dsPIC30F6010
TABLE 24-11: ELECTRICAL CHARACTERISTICS: BOR
Standard Operating Conditions: 2.5V to 5.5V
(unless otherwise stated)
DC CHARACTERISTICS
Operating temperature -40°C ≤ TA ≤ +85°C for Industrial
-40°C ≤ TA ≤ +125°C for Extended
Param
Symbol
No.
(1)
Characteristic
Min Typ
Max Units
Conditions
(2)
(3)
BO10
VBOR
BOR Voltage on
VDD transition high to
low
BORV = 00
—
—
—
V
Not in operating
range
BORV = 01
BORV = 10
BORV = 11
2.7
4.2
4.5
—
—
—
—
5
2.86
4.46
4.78
—
V
V
V
BO15
VBHYS
mV
Note 1: Data in “Typ” column is at 5V, 25°C unless otherwise stated. Parameters are for design guidance only and
are not tested.
2: These parameters are characterized but not tested in manufacturing.
3: 00values not in usable operating range.
TABLE 24-12: DC CHARACTERISTICS: PROGRAM AND EEPROM
Standard Operating Conditions: 2.5V to 5.5V
(unless otherwise stated)
DC CHARACTERISTICS
Operating temperature -40°C ≤ TA ≤ +85°C for Industrial
-40°C ≤ TA ≤ +125°C for Extended
Param
(1)
Symbol
Characteristic
Min Typ
Max
Units
Conditions
No.
(2)
Data EEPROM Memory
Byte Endurance
D120
D121
ED
100K
1M
—
—
E/W -40°C ≤ TA ≤ +85°C
VDRW
VDD for Read/Write
VMIN
5.5
V
Using EECON to read/write
VMIN = Minimum operating
voltage
D122
D123
TDEW
Erase/Write Cycle Time
Characteristic Retention
—
2
—
—
ms
TRETD
40
100
Year Provided no other specifications
are violated
D124
IDEW
IDD During Programming
Program FLASH Memory
Cell Endurance
—
10
30
mA Row Erase
(2)
D130
D131
EP
10K
100K
—
—
E/W -40°C ≤ TA ≤ +85°C
VPR
VDD for Read
VMIN
5.5
V
VMIN = Minimum operating
voltage
D132
D133
D134
D135
VEB
VDD for Bulk Erase
4.5
3.0
—
—
—
5.5
5.5
—
V
V
VPEW
TPEW
TRETD
VDD for Erase/Write
Erase/Write Cycle Time
Characteristic Retention
2
ms
40
100
—
Year Provided no other specifications
are violated
D136
D137
D138
TEB
IPEW
IEB
ICSP Block Erase Time
IDD During Programming
IDD During Programming
—
—
—
4
—
30
30
ms
10
10
mA Row Erase
mA Bulk Erase
Note 1: Data in “Typ” column is at 5V, 25°C unless otherwise stated.
2: These parameters are characterized but not tested in manufacturing.
DS70119D-page 174
Preliminary
2004 Microchip Technology Inc.
dsPIC30F6010
24.2 AC Characteristics and Timing Parameters
The information contained in this section defines dsPIC30F AC characteristics and timing parameters.
TABLE 24-13: TEMPERATURE AND VOLTAGE SPECIFICATIONS – AC
Standard Operating Conditions: 2.5V to 5.5V
(unless otherwise stated)
AC CHARACTERISTICS
Operating temperature -40°C ≤ TA ≤ +85°C for Industrial
-40°C ≤ TA ≤ +125°C for Extended
Operating voltage VDD range as described in DC Spec Section 24.0.
FIGURE 24-3:
LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS
Load Condition 1 - for all pins except OSC2
Load Condition 2 - for OSC2
VDD/2
CL
RL
Pin
VSS
CL
Pin
RL = 464 Ω
CL = 50 pF for all pins except OSC2
5 pF for OSC2 output
VSS
FIGURE 24-4:
EXTERNAL CLOCK TIMING
Q4
Q1
Q2
Q3
Q4
Q1
OSC1
OS20
OS30 OS30
OS31 OS31
OS25
CLKOUT
OS40
OS41
2004 Microchip Technology Inc.
Preliminary
DS70119D-page 175
dsPIC30F6010
TABLE 24-14: EXTERNAL CLOCK TIMING REQUIREMENTS
Standard Operating Conditions: 2.5V to 5.5V
(unless otherwise stated)
AC CHARACTERISTICS
Operating temperature -40°C ≤ TA ≤ +85°C for Industrial
-40°C ≤ TA ≤ +125°C for Extended
Param Symb
(1)
Characteristic
Min
Typ
Max
Units
Conditions
No.
ol
(2)
OS10
FOSC External CLKIN Frequency
DC
4
—
—
—
—
40
10
10
7.5
MHz EC
(External clocks allowed only
in EC mode)
MHz EC with 4x PLL
MHz EC with 8x PLL
MHz EC with 16x PLL
4
4
(2)
Oscillator Frequency
DC
0.4
4
—
—
—
—
—
—
—
—
8
4
4
MHz RC
MHz XTL
10
10
10
7.5
25
33
—
—
MHz XT
4
MHz XT with 4x PLL
MHz XT with 8x PLL
MHz XT with 16x PLL
MHz HS
4
4
10
31
—
—
kHz LP
MHz FRC internal
kHz LPRC internal
512
OS20
TOSC
TCY
TOSC = 1/FOSC
—
—
—
—
See parameter OS10
for FOSC value
(2)(3)
OS25
OS30
Instruction Cycle Time
33
—
—
DC
—
ns
ns
See Table 24-16
EC
(2)
TosL, External Clock in (OSC1)
.45 x TOSC
TosH High or Low Time
(2)
TosR, External Clock in (OSC1)
OS31
—
—
20
ns
EC
TosF Rise or Fall Time
(2)(4)
OS40
OS41
TckR CLKOUT Rise Time
—
—
6
6
10
10
ns
ns
(2)(4)
TckF
CLKOUT Fall Time
Note 1: Data in “Typ” column is at 5V, 25°C unless otherwise stated. Parameters are for design guidance only and
are not tested.
2: These parameters are characterized but not tested in manufacturing.
3: Instruction cycle period (TCY) equals four times the input oscillator time-base period. All specified values
are based on characterization data for that particular oscillator type under standard operating conditions
with the device executing code. Exceeding these specified limits may result in an unstable oscillator
operation and/or higher than expected current consumption. All devices are tested to operate at “min.”
values with an external clock applied to the OSC1/CLKI pin. When an external clock input is used, the
“Max.” cycle time limit is “DC” (no clock) for all devices.
4: Measurements are taken in EC or ERC modes. The CLKOUT signal is measured on the OSC2 pin.
CLKOUT is low for the Q1-Q2 period (1/2 TCY) and high for the Q3-Q4 period (1/2 TCY).
DS70119D-page 176
Preliminary
2004 Microchip Technology Inc.
dsPIC30F6010
TABLE 24-15: PLL CLOCK TIMING SPECIFICATIONS (VDD = 2.5 TO 5.5 V)
Standard Operating Conditions: 2.5V to 5.5V
(unless otherwise stated)
AC CHARACTERISTICS
Operating temperature -40°C ≤ TA ≤ +85°C for Industrial
-40°C ≤ TA ≤ +125°C for Extended
Param
Symbol
No.
(1)
(2)
Characteristic
Min
Typ
Max
Units
Conditions
(2)
OS50
OS51
OS52
OS53
FPLLI
FSYS
TLOC
DCLK
PLL Input Frequency Range
4
16
—
—
20
1
10
120
50
MHz EC, XT modes with PLL
MHz EC, XT modes with PLL
µs
(2)
On-chip PLL Output
PLL Start-up Time (Lock Time)
CLKOUT Stability (Jitter)
—
TBD
TBD
%
Measured over 100 ms
period
Note 1: These parameters are characterized but not tested in manufacturing.
2: Data in “Typ” column is at 5V, 25°C unless otherwise stated. Parameters are for design guidance only and
are not tested.
TABLE 24-16: INTERNAL CLOCK TIMING EXAMPLES
Clock
(3)
(3)
(3)
(3)
FOSC
(1)
(MHz)
MIPS
MIPS
MIPS
MIPS
(2)
Oscillator
Mode
TCY (µsec)
w/o PLL
w PLL x4
w PLL x8
w PLL x16
EC
0.200
4
20.0
1.0
0.05
1.0
—
4.0
10.0
—
—
8.0
20.0
—
—
16.0
—
10
25
4
0.4
2.5
0.16
1.0
25.0
1.0
—
XT
4.0
10.0
8.0
20.0
16.0
—
10
0.4
2.5
Note 1: Assumption: Oscillator Postscaler is divide by 1.
2: Instruction Execution Cycle Time: TCY = 1 / MIPS.
3: Instruction Execution Frequency: MIPS = (FOSC * PLLx) / 4 [since there are 4 Q clocks per instruction
cycle].
TABLE 24-17: AC CHARACTERISTICS: INTERNAL RC ACCURACY
Standard Operating Conditions: 2.5 V to 5.5 V
(unless otherwise stated)
AC CHARACTERISTICS
Operating temperature
-40°C ≤ TA ≤ +85°C for industrial
-40°C ≤ TA ≤ +125°C for Extended
Param
No.
Characteristic
Min
Typ
Max
Units
Conditions
(1)
Internal FRC Accuracy @ FRC Freq = 7.5 MHz
FRC
TBD
TBD
TBD
TBD
TBD
%
%
%
%
%
+25°C
VDD = 3.0-3.6V
+25°C
VDD = 4.5-5.5V
VDD = 3.0-3.6V
VDD = 4.5-5.5V
VDD = 4.5-5.5V
-40°C ≤ TA ≤ +85°C
-40°C ≤ TA ≤ +85°C
-40°C ≤ TA ≤ +125°C
Note 1: Frequency calibrated at 25°C and 5V. TUN bits can be used to compensate for temperature drift.
2004 Microchip Technology Inc.
Preliminary
DS70119D-page 177
dsPIC30F6010
TABLE 24-18: AC CHARACTERISTICS: INTERNAL RC JITTER
Standard Operating Conditions: 2.5 V to 5.5 V
(unless otherwise stated)
AC CHARACTERISTICS
Operating temperature
-40°C ≤ TA ≤ +85°C for industrial
-40°C ≤ TA ≤ +125°C for Extended
Param
No.
Characteristic
Min
Typ
Max
Units
Conditions
(1)
Internal FRC Jitter @ FRC Freq = 7.5 MHz
FRC
TBD
TBD
TBD
TBD
TBD
%
%
%
%
%
+25°C
VDD = 3.0-3.6V
+25°C
VDD = 4.5-5.5V
VDD = 3.0-3.6V
VDD = 4.5-5.5V
VDD = 4.5-5.5V
-40°C ≤ TA ≤ +85°C
-40°C ≤ TA ≤ +85°C
-40°C ≤ TA ≤ +125°C
Note 1: Frequency calibrated at 25°C and 5V. TUN bits can be used to compensate for temperature drift.
TABLE 24-19: INTERNAL RC ACCURACY
Standard Operating Conditions: 2.5V to 5.5V
(unless otherwise stated)
AC CHARACTERISTICS
Operating temperature -40°C ≤ TA ≤ +85°C for Industrial
-40°C ≤ TA ≤ +125°C for Extended
Param
Characteristic
Min
Typ
Max
Units
Conditions
No.
(1)
LPRC @ Freq = 512 kHz
F20
F21
TBD
TBD
—
—
TBD
TBD
%
%
-40°C to +85°C
-40°C to +85°C
VDD = 3V
VDD = 5V
Note 1: Change of LPRC frequency as VDD changes.
DS70119D-page 178
Preliminary
2004 Microchip Technology Inc.
dsPIC30F6010
FIGURE 24-5:
CLKOUT AND I/O TIMING CHARACTERISTICS
I/O Pin
(Input)
DI35
DI40
I/O Pin
New Value
Old Value
(Output)
DO31
DO32
Note: Refer to Figure 24-3 for load conditions.
TABLE 24-20: CLKOUT AND I/O TIMING REQUIREMENTS
Standard Operating Conditions: 2.5V to 5.5V
(unless otherwise stated)
Operating temperature -40°C ≤ TA ≤ +85°C for Industrial
-40°C ≤ TA ≤ +125°C for Extended
AC CHARACTERISTICS
Param
Symbol
No.
(1)(2)(3)
(4)
Characteristic
Min
Typ
Max
Units
Conditions
DO31
DO32
DI35
TIOR
TIOF
TINP
TRBP
Port output rise time
Port output fall time
—
—
10
10
—
—
25
25
—
—
ns
ns
ns
ns
—
—
—
—
INTx pin high or low time (output)
CNx high or low time (input)
20
DI40
2 TCY
Note 1: These parameters are asynchronous events not related to any internal clock edges
2: Measurements are taken in RC mode and EC mode where CLKOUT output is 4 x TOSC.
3: These parameters are characterized but not tested in manufacturing.
4: Data in “Typ” column is at 5V, 25°C unless otherwise stated.
2004 Microchip Technology Inc.
Preliminary
DS70119D-page 179
dsPIC30F6010
FIGURE 24-6:
RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP
TIMER TIMING CHARACTERISTICS
VDD
SY12
MCLR
SY10
Internal
POR
SY11
PWRT
Time-out
SY30
OSC
Time-out
Internal
RESET
Watchdog
Timer
RESET
SY20
SY13
SY13
I/O Pins
SY35
FSCM
Delay
Note: Refer to Figure 24-3 for load conditions.
DS70119D-page 180
Preliminary
2004 Microchip Technology Inc.
dsPIC30F6010
TABLE 24-21: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER
AND BROWN-OUT RESET TIMING REQUIREMENTS
Standard Operating Conditions: 2.5V to 5.5V
(unless otherwise stated)
AC CHARACTERISTICS
Operating temperature -40°C ≤ TA ≤ +85°C for Industrial
-40°C ≤ TA ≤ +125°C for Extended
Param
(1)
(2)
Symbol
Characteristic
Min
Typ
Max Units
Conditions
No.
SY10
SY11
TmcL
MCLR Pulse Width (low)
Power-up Timer Period
2
—
—
µs
-40°C to +85°C
TPWRT
TBD
TBD
TBD
TBD
0
4
TBD
TBD
TBD
TBD
ms
-40°C to +85°C
User programmable
16
64
SY12
SY13
TPOR
TIOZ
Power On Reset Delay
3
10
—
30
µs
-40°C to +85°C
I/O Hi-impedance from MCLR
Low or Watchdog Timer Reset
—
100
ns
SY20
TWDT1
Watchdog Timer Time-out Period
(No Prescaler)
1.8
2.0
2.2
ms VDD = 5V, -40°C to +85°C
TWDT2
TBOR
TOST
1.9
100
—
2.1
—
2.3
—
—
—
ms VDD = 3V, -40°C to +85°C
(3)
SY25
SY30
SY35
Brown-out Reset Pulse Width
µs
—
µs
VDD ≤ VBOR (D034)
TOSC = OSC1 period
-40°C to +85°C
Oscillation Start-up Timer Period
Fail-Safe Clock Monitor Delay
1024 TOSC
100
TFSCM
—
Note 1: These parameters are characterized but not tested in manufacturing.
2: Data in “Typ” column is at 5V, 25°C unless otherwise stated.
3: Refer to Figure 24-2 and Table 24-11 for BOR.
FIGURE 24-7:
BAND GAP START-UP TIME CHARACTERISTICS
VBGAP
0V
Enable Band Gap
(see Note)
Band Gap
Stable
SY40
Note: Set LVDEN bit (RCON<12>) or FBORPOR<7>set.
TABLE 24-22: BAND GAP START-UP TIME REQUIREMENTS
Standard Operating Conditions: 2.5V to 5.5V
(unless otherwise stated)
AC CHARACTERISTICS
Operating temperature -40°C ≤ TA ≤ +85°C for Industrial
-40°C ≤ TA ≤ +125°C for Extended
Param
Symbol
No.
(1)
(2)
Characteristic
Min Typ
Max Units
Conditions
SY40
TBGAP
Band Gap Start-up Time
—
20
50
µs Defined as the time between the
instant that the band gap is enabled
and the moment that the band gap
reference voltage is stable.
RCON<13>Status bit
Note 1: These parameters are characterized but not tested in manufacturing.
2: Data in “Typ” column is at 5V, 25°C unless otherwise stated.
2004 Microchip Technology Inc.
Preliminary
DS70119D-page 181
dsPIC30F6010
FIGURE 24-8:
TIMER 1, 2, 3, 4 AND 5 EXTERNAL CLOCK TIMING CHARACTERISTICS
TxCK
Tx11
Tx10
Tx15
OS60
Tx20
TMRX
Note: Refer to Figure 24-3 for load conditions.
TABLE 24-23: TIMER1 EXTERNAL CLOCK TIMING REQUIREMENTS
Standard Operating Conditions: 2.5V to 5.5V
(unless otherwise stated)
AC CHARACTERISTICS
Operating temperature -40°C ≤ TA ≤ +85°C for Industrial
-40°C ≤ TA ≤ +125°C for Extended
Param
Symbol
No.
Characteristic
Min
Typ
Max
Units
Conditions
TA10
TA11
TA15
TTXH
TTXL
TTXP
TxCK High Time
Synchronous,
0.5 TCY + 20
—
—
ns Must also meet
parameter TA15
no prescaler
Synchronous,
with prescaler
10
—
—
ns
Asynchronous
10
—
—
—
—
ns
TxCK Low Time
Synchronous,
no prescaler
0.5 TCY + 20
ns Must also meet
parameter TA15
Synchronous,
with prescaler
10
—
—
ns
Asynchronous
10
—
—
—
—
ns
ns
TxCK Input Period Synchronous,
no prescaler
TCY + 10
Synchronous,
with prescaler
Greater of:
20 ns or
—
—
—
N = prescale
value
(TCY + 40)/N
(1, 8, 64, 256)
Asynchronous
20
—
—
—
ns
OS60
Ft1
SOSC1/T1CK oscillator input
DC
50
kHz
frequency range (oscillator enabled
by setting bit TCS (T1CON, bit 1))
TA20
TCKEXTMRL Delay from External TxCK Clock
2 TOSC
6 TOSC
—
Edge to Timer Increment
Note:
Timer1 is a Type A.
DS70119D-page 182
Preliminary
2004 Microchip Technology Inc.
dsPIC30F6010
TABLE 24-24: TIMER2 AND TIMER4 EXTERNAL CLOCK TIMING REQUIREMENTS
Standard Operating Conditions: 2.5V to 5.5V
(unless otherwise stated)
AC CHARACTERISTICS
Operating temperature -40°C ≤ TA ≤ +85°C for Industrial
-40°C ≤ TA ≤ +125°C for Extended
Param
Symbol
No.
Characteristic
Min
Typ
Max
Units
Conditions
TtxH
TtxL
TtxP
TB10
TB11
TB15
TxCK High Time Synchronous, 0.5 TCY + 20
no prescaler
—
—
ns
Must also meet
parameter TB15
Synchronous,
with prescaler
10
—
—
—
—
—
—
—
—
ns
ns
ns
ns
TxCK Low Time
Synchronous, 0.5 TCY + 20
no prescaler
Must also meet
parameter TB15
Synchronous,
with prescaler
10
TxCK Input Period Synchronous,
no prescaler
TCY + 10
N = prescale
value
(1, 8, 64, 256)
Synchronous,
with prescaler
Greater of:
20 ns or
(TCY + 40)/N
TB20
TCKEXTMRL Delay from External TxCK Clock
Edge to Timer Increment
2 TOSC
—
6 TOSC
—
TABLE 24-25: TIMER3 AND TIMER5 EXTERNAL CLOCK TIMING REQUIREMENTS
Standard Operating Conditions: 2.5V to 5.5V
(unless otherwise stated)
AC CHARACTERISTICS
Operating temperature -40°C ≤ TA ≤ +85°C for Industrial
-40°C ≤ TA ≤ +125°C for Extended
Param
No.
Symbol
TtxH
Characteristic
Min
Typ
Max Units
Conditions
TC10
TC11
TC15
TxCK High Time
Synchronous
Synchronous
0.5 TCY + 20
—
—
—
—
ns Must also meet
parameter TC15
TtxL
TtxP
TxCK Low Time
0.5 TCY + 20
—
—
ns Must also meet
parameter TC15
TxCK Input Period Synchronous,
no prescaler
TCY + 10
ns N = prescale
value
(1, 8, 64, 256)
Synchronous,
with prescaler
Greater of:
20 ns or
(TCY + 40)/N
TC20
TCKEXTMRL Delay from External TxCK Clock
Edge to Timer Increment
2 TOSC
—
6 TOSC
—
2004 Microchip Technology Inc.
Preliminary
DS70119D-page 183
dsPIC30F6010
FIGURE 24-9:
TIMERQ (QEI MODULE) EXTERNAL CLOCK TIMING CHARACTERISTICS
QEB
TQ11
TQ10
TQ15
TQ20
POSCNT
TABLE 24-26: QEI MODULE EXTERNAL CLOCK TIMING REQUIREMENTS
Standard Operating Conditions: 2.5V to 5.5V
(unless otherwise stated)
AC CHARACTERISTICS
Operating temperature -40°C ≤ TA ≤ +85°C for Industrial
-40°C ≤ TA ≤ +125°C for Extended
Param
Symbol
No.
(1)
Characteristic
Min
Typ
Max
Units
Conditions
TQ10 TtQH
TQCK High Time Synchronous,
with prescaler
TCY + 20
—
ns Must also meet
parameter TQ15
TQ11
TtQL
TQCK Low Time
Synchronous,
with prescaler
TCY + 20
—
—
ns Must also meet
parameter TQ15
TQ15 TtQP
TQCP Input Period Synchronous, 2 * TCY + 40
ns
—
with prescaler
TQ20
TCKEXTMRL Delay from External TxCK Clock
Tosc
5 Tosc
ns
—
Edge to Timer Increment
Note 1: These parameters are characterized but not tested in manufacturing.
DS70119D-page 184
Preliminary
2004 Microchip Technology Inc.
dsPIC30F6010
FIGURE 24-10:
INPUT CAPTURE (CAPx) TIMING CHARACTERISTICS
ICX
IC10
IC11
IC15
Note: Refer to Figure 24-3 for load conditions.
TABLE 24-27: INPUT CAPTURE TIMING REQUIREMENTS
Standard Operating Conditions: 2.5V to 5.5V
(unless otherwise stated)
AC CHARACTERISTICS
Operating temperature -40°C ≤ TA ≤ +85°C for Industrial
-40°C ≤ TA ≤ +125°C for Extended
Param
Symbol
No.
(1)
Characteristic
Min
Max
Units
Conditions
IC10
IC11
IC15
TccL
TccH
TccP
ICx Input Low Time No Prescaler
With Prescaler
0.5 TCY + 20
10
—
—
—
—
—
ns
ns
ns
ns
ns
ICx Input High Time No Prescaler
With Prescaler
0.5 TCY + 20
10
ICx Input Period
(2 TCY + 40)/N
N = prescale
value (1, 4, 16)
Note 1: These parameters are characterized but not tested in manufacturing.
FIGURE 24-11:
OUTPUT COMPARE MODULE (OCx) TIMING CHARACTERISTICS
OCx
(Output Compare
or PWM Mode)
OC10
OC11
Note: Refer to Figure 24-3 for load conditions.
TABLE 24-28: OUTPUT COMPARE MODULE TIMING REQUIREMENTS
Standard Operating Conditions: 2.5V to 5.5V
(unless otherwise stated)
AC CHARACTERISTICS
Operating temperature -40°C ≤ TA ≤ +85°C for Industrial
-40°C ≤ TA ≤ +125°C for Extended
Param
Symbol
No.
(1)
(2)
Characteristic
Min
Typ
Max
Units
Conditions
OC10 TccF
OC11 TccR
OCx Output Fall Time
OCx Output Rise Time
—
—
10
10
25
25
ns
ns
—
—
Note 1: These parameters are characterized but not tested in manufacturing.
2: Data in “Typ” column is at 5V, 25°C unless otherwise stated. Parameters are for design guidance only and
are not tested.
2004 Microchip Technology Inc.
Preliminary
DS70119D-page 185
dsPIC30F6010
FIGURE 24-12:
OCFA/OCFB
OCx
OC/PWM MODULE TIMING CHARACTERISTICS
OC20
OC15
TABLE 24-29: SIMPLE OC/PWM MODE TIMING REQUIREMENTS
Standard Operating Conditions: 2.5V to 5.5V
(unless otherwise stated)
AC CHARACTERISTICS
Operating temperature -40°C ≤ TA ≤ +85°C for Industrial
-40°C ≤ TA ≤ +125°C for Extended
Param
(1)
(2)
Symbol
Characteristic
Min
Typ
Max
Units
Conditions
No.
OC15 TFD
Fault Input to PWM I/O
Change
—
—
25
TBD
50
ns
ns
ns
ns
VDD = 3V
VDD = 5V
VDD = 3V
VDD = 5V
-40°C to +85°C
OC20 TFLT
Fault Input Pulse Width
—
—
-40°C to +85°C
TBD
Note 1: These parameters are characterized but not tested in manufacturing.
2: Data in “Typ” column is at 5V, 25°C unless otherwise stated. Parameters are for design guidance only and
are not tested.
DS70119D-page 186
Preliminary
2004 Microchip Technology Inc.
dsPIC30F6010
FIGURE 24-13:
MOTOR CONTROL PWM MODULE FAULT TIMING CHARACTERISTICS
MP30
FLTA/B
MP20
PWMx
FIGURE 24-14:
MOTOR CONTROL PWM MODULE TIMING CHARACTERISTICS
MP11 MP10
PWMx
Note: Refer to Figure 24-3 for load conditions.
TABLE 24-30: MOTOR CONTROL PWM MODULE TIMING REQUIREMENTS
Standard Operating Conditions: 2.5V to 5.5V
(unless otherwise stated)
AC CHARACTERISTICS
Operating temperature -40°C ≤ TA ≤ +85°C for Industrial
-40°C ≤ TA ≤ +125°C for Extended
Param
(1)
(2)
Symbol
Characteristic
Min
Typ
Max
Units
Conditions
-40°C to +85°C
No.
VDD = 5V
VDD = 5V
VDD = 3V
VDD = 3V
VDD = 3V
VDD = 5V
VDD = 3V
VDD = 5V
MP10
MP11
MP12
MP13
TFPWM
TRPWM
TFPWM
TRPWM
TFD
PWM Output Fall Time
PWM Output Rise Time
PWM Output Fall Time
PWM Output Rise Time
—
—
—
—
—
10
10
25
25
ns
ns
ns
ns
ns
ns
ns
ns
-40°C to +85°C
-40°C to +85°C
-40°C to +85°C
-40°C to +85°C
TBD
TBD
—
TBD
TBD
25
Fault Input ↓ to PWM
MP20
MP30
I/O Change
TBD
50
TFH
Minimum Pulse Width
—
—
-40°C to +85°C
TBD
Note 1: These parameters are characterized but not tested in manufacturing.
2: Data in “Typ” column is at 5V, 25°C unless otherwise stated. Parameters are for design guidance only and
are not tested.
2004 Microchip Technology Inc.
Preliminary
DS70119D-page 187
dsPIC30F6010
FIGURE 24-15:
QEA/QEB INPUT CHARACTERISTICS
TQ36
QEA
(input)
TQ30
TQ31
TQ35
QEB
(input)
TQ41
TQ40
TQ30
TQ31
TQ35
QEB
Internal
TABLE 24-31: QUADRATURE DECODER TIMING REQUIREMENTS
Standard Operating Conditions: 2.5V to 5.5V
(unless otherwise stated)
AC CHARACTERISTICS
Operating temperature -40°C ≤ TA ≤ +85°C for Industrial
-40°C ≤ TA ≤ +125°C for Extended
Param
Symbol
No.
(1)
(2)
Characteristic
Typ
Max
Units
Conditions
TQ30
TQ31
TQ35
TQ36
TQ40
TQUL
Quadrature Input Low Time
Quadrature Input High Time
Quadrature Input Period
Quadrature Phase Period
6 TCY
6 TCY
—
—
—
—
—
ns
ns
ns
ns
ns
—
—
—
—
TQUH
TQUIN
TQUP
TQUFL
12 TCY
3 TCY
Filter Time to Recognize Low,
with Digital Filter
3 * N * TCY
N = 1, 2, 4, 16, 32, 64,
128 and 256 (Note 2)
TQ41
TQUFH
Filter Time to Recognize High,
with Digital Filter
3 * N * TCY
—
ns
N = 1, 2, 4, 16, 32, 64,
128 and 256 (Note 2)
Note 1: These parameters are characterized but not tested in manufacturing.
2: N = Index Channel Digital Filter Clock Divide Select Bits. Refer to Section 16. “Quadrature Encoder
Interface (QEI)” in the dsPIC30F Family Reference Manual.
DS70119D-page 188
Preliminary
2004 Microchip Technology Inc.
dsPIC30F6010
FIGURE 24-16:
QEI MODULE INDEX PULSE TIMING CHARACTERISTICS
QEA
(input)
QEB
(input)
Ungated
Index
TQ50
TQ51
Index Internal
TQ55
Position
TABLE 24-32: QEI INDEX PULSE TIMING REQUIREMENTS
Standard Operating Conditions: 2.5V to 5.5V
(unless otherwise stated)
AC CHARACTERISTICS
Operating temperature -40°C ≤ TA ≤ +85°C for Industrial
-40°C ≤ TA ≤ +125°C for Extended
Param
Symbol
No.
(1)
Characteristic
Min
Max
Units
Conditions
TQ50
TQ51
TQ55
TqIL
Filter Time to Recognize Low,
with Digital Filter
3 * N * TCY
—
ns
N = 1, 2, 4, 16, 32, 64,
128 and 256 (Note 2)
TqiH
Tqidxr
Filter Time to Recognize High,
with Digital Filter
3 * N * TCY
—
—
ns
ns
N = 1, 2, 4, 16, 32, 64,
128 and 256 (Note 2)
Index Pulse Recognized to Position
Counter Reset (Ungated Index)
3 TCY
—
Note 1: These parameters are characterized but not tested in manufacturing.
2: Alignment of Index Pulses to QEA and QEB is shown for Position Counter reset timing only. Shown for
forward direction only (QEA leads QEB). Same timing applies for reverse direction (QEA lags QEB) but
Index Pulse recognition occurs on falling edge.
2004 Microchip Technology Inc.
Preliminary
DS70119D-page 189
dsPIC30F6010
FIGURE 24-17:
SPI MODULE MASTER MODE (CKE = 0) TIMING CHARACTERISTICS
SCKx
(CKP = 0)
SP11
SP10
SP21
SP20
SCKx
(CKP = 1)
SP35
SP21
SP20
BIT14 - - - - - -1
MSb
LSb
SDOx
SP31
SP30
SDIx
MSb IN
SP40
LSb IN
BIT14 - - - -1
SP41
Note: Refer to Figure 24-3 for load conditions.
TABLE 24-33: SPI MASTER MODE (CKE = 0) TIMING REQUIREMENTS
Standard Operating Conditions: 2.5V to 5.5V
(unless otherwise stated)
AC CHARACTERISTICS
Operating temperature -40°C ≤ TA ≤ +85°C for Industrial
-40°C ≤ TA ≤ +125°C for Extended
Param
Symbol
No.
(1)
(2)
Characteristic
Min
Typ
Max
Units
Conditions
(3)
(3)
SP10
SP11
SP20
SP21
SP30
SP31
SP35
TscL
TscH
TscF
TscR
TdoF
TdoR
SCKX Output Low Time
TCY / 2
TCY / 2
—
—
—
10
10
10
10
—
—
—
25
25
25
25
30
ns
ns
ns
ns
ns
ns
ns
—
—
—
—
—
—
—
SCKX Output High Time
(4
SCKX Output Fall Time
SCKX Output Rise Time
(4)
—
(4)
SDOX Data Output Fall Time
—
(4)
SDOX Data Output Rise Time
—
TscH2doV, SDOX Data Output Valid after
TscL2doV SCKX Edge
—
SP40
SP41
TdiV2scH, Setup Time of SDIX Data Input
TdiV2scL to SCKX Edge
20
20
—
—
—
—
ns
ns
—
—
TscH2diL, Hold Time of SDIX Data Input
TscL2diL to SCKX Edge
Note 1: These parameters are characterized but not tested in manufacturing.
2: Data in “Typ” column is at 5V, 25°C unless otherwise stated. Parameters are for design guidance only and
are not tested.
3: The minimum clock period for SCK is 100 ns. Therefore, the clock generated in Master mode must not
violate this specification.
4: Assumes 50 pF load on all SPI pins.
DS70119D-page 190
Preliminary
2004 Microchip Technology Inc.
dsPIC30F6010
FIGURE 24-18:
SPI MODULE MASTER MODE (CKE =1) TIMING CHARACTERISTICS
SP36
SCKX
(CKP = 0)
SP11
SP10
SP21
SP20
SCKX
(CKP = 1)
SP35
SP21
SP20
LSb
MSb
BIT14 - - - - - -1
SDOX
SP40
SP30,SP31
SDIX
MSb IN
BIT14 - - - -1
LSb IN
SP41
Note: Refer to Figure 24-3 for load conditions.
TABLE 24-34: SPI MODULE MASTER MODE (CKE = 1) TIMING REQUIREMENTS
Standard Operating Conditions: 2.5V to 5.5V
(unless otherwise stated)
AC CHARACTERISTICS
Operating temperature -40°C ≤ TA ≤ +85°C for Industrial
-40°C ≤ TA ≤ +125°C for Extended
Param
(1)
(3)
(2)
Symbol
Characteristic
Min
Typ
Max
Units
Conditions
No.
SP10
SP11
SP20
SP21
SP30
SP31
SP35
TscL
SCKX output low time
TCY / 2
TCY / 2
—
—
—
10
10
10
10
—
—
—
25
25
25
25
30
ns
ns
ns
ns
ns
ns
ns
—
—
—
—
—
—
—
(3)
(4)
TscH
TscF
TscR
TdoF
TdoR
SCKX output high time
SCKX output fall time
(4)
SCKX output rise time
—
(4)
SDOX data output fall time
—
(4)
SDOX data output rise time
—
TscH2doV, SDOX data output valid after
TscL2doV SCKX edge
—
SP36
SP40
SP41
TdoV2sc, SDOX data output setup to
TdoV2scL first SCKX edge
30
20
20
—
—
—
—
—
—
ns
ns
ns
—
—
—
TdiV2scH, Setup time of SDIX data input
TdiV2scL to SCKX edge
TscH2diL, Hold time of SDIX data input
TscL2diL
to SCKX edge
Note 1: These parameters are characterized but not tested in manufacturing.
2: Data in “Typ” column is at 5V, 25°C unless otherwise stated. Parameters are for design guidance only and
are not tested.
3: The minimum clock period for SCK is 100 ns. Therefore, the clock generated in Master mode must not
violate this specification.
4: Assumes 50 pF load on all SPI pins.
2004 Microchip Technology Inc.
Preliminary
DS70119D-page 191
dsPIC30F6010
FIGURE 24-19:
SPI MODULE SLAVE MODE (CKE = 0) TIMING CHARACTERISTICS
SSX
SP52
SP50
SCKX
(CKP =
0)
SP71
SP70
SP72
SP73
SCKX
(CKP =
1)
SP73
SP72
SP35
MSb
LSb
BIT14 - - - - - -1
SDO
X
SP51
SP30,SP31
BIT14 - - - -1
SDIX
MSb IN
SP41
LSb IN
SP40
Note: Refer to Figure 24-3 for load conditions.
TABLE 24-35: SPI MODULE SLAVE MODE (CKE = 0) TIMING REQUIREMENTS
Standard Operating Conditions: 2.5V to 5.5V
(unless otherwise stated)
AC CHARACTERISTICS
Operating temperature -40°C ≤ TA ≤ +85°C for Industrial
-40°C ≤ TA ≤ +125°C for Extended
Param
(1)
(2)
Symbol
TscL
Characteristic
Min
Typ
Max
Units
Conditions
No.
SP70
SP71
SP72
SP73
SP30
SP31
SP35
SCKX Input Low Time
SCKX Input High Time
30
30
—
—
—
—
—
—
—
10
10
10
10
—
—
—
25
25
25
25
30
ns
ns
ns
ns
ns
ns
ns
—
—
—
—
—
—
—
TscH
TscF
TscR
TdoF
TdoR
(3)
SCKX Input Fall Time
(3)
SCKX Input Rise Time
(3)
(3)
SDOX Data Output Fall Time
SDOX Data Output Rise Time
TscH2doV, SDOX Data Output Valid after
TscL2doV SCKX Edge
SP40
SP41
SP50
SP51
SP52
TdiV2scH, Setup Time of SDIX Data Input
TdiV2scL to SCKX Edge
20
20
—
—
—
—
—
—
—
—
50
—
ns
ns
ns
ns
ns
—
—
—
—
—
TscH2diL, Hold Time of SDIX Data Input
TscL2diL
to SCKX Edge
TssL2scH, SSX↓ to SCKX↑ or SCKX↓ Input
120
TssL2scL
TssH2doZ SSX↑ to SDOX Output
10
(3)
Hi-Impedance
TscH2ssH SSX after SCK Edge
1.5 TCY +40
TscL2ssH
Note 1: These parameters are characterized but not tested in manufacturing.
2: Data in “Typ” column is at 5V, 25°C unless otherwise stated. Parameters are for design guidance only and
are not tested.
3: Assumes 50 pF load on all SPI pins.
DS70119D-page 192
Preliminary
2004 Microchip Technology Inc.
dsPIC30F6010
FIGURE 24-20:
SPI MODULE SLAVE MODE (CKE = 1) TIMING CHARACTERISTICS
SP60
SSX
SP52
SP50
SCKX
(CKP = 0)
SP71
SP70
SP72
SP73
SCKX
(CKP = 1)
SP35
SP73
SP72
LSb
SP52
MSb
BIT14 - - - - - -1
SDOX
SP30,SP31
SP51
SDIX
MSb IN
SP41
BIT14 - - - -1
LSb IN
SP40
Note: Refer to Figure 24-3 for load conditions.
2004 Microchip Technology Inc.
Preliminary
DS70119D-page 193
dsPIC30F6010
TABLE 24-36: SPI MODULE SLAVE MODE (CKE = 1) TIMING REQUIREMENTS
Standard Operating Conditions: 2.5V to 5.5V
(unless otherwise stated)
AC CHARACTERISTICS
Operating temperature -40°C ≤ TA ≤ +85°C for Industrial
-40°C ≤ TA ≤ +125°C for Extended
Param
(1)
(2)
Symbol
TscL
Characteristic
Min
Typ
Max
Units
Conditions
No.
SP70
SP71
SP72
SP73
SP30
SP31
SP35
SCKX Input Low Time
SCKX Input High Time
30
30
—
—
—
—
—
—
—
10
10
10
10
—
—
—
25
25
25
25
30
ns
ns
ns
ns
ns
ns
ns
—
—
—
—
—
—
—
TscH
TscF
TscR
TdoF
TdoR
(3)
SCKX Input Fall Time
(3)
SCKX Input Rise Time
(3)
SDOX Data Output Fall Time
(3)
SDOX Data Output Rise Time
TscH2doV, SDOX Data Output Valid after
TscL2doV SCKX Edge
SP40
SP41
SP50
SP51
SP52
SP60
TdiV2scH, Setup Time of SDIX Data Input
TdiV2scL to SCKX Edge
20
—
—
—
—
—
—
—
—
—
50
—
50
ns
ns
ns
ns
ns
ns
—
—
—
—
—
—
TscH2diL, Hold Time of SDIX Data Input
TscL2diL to SCKX Edge
20
TssL2scH, SSX↓ to SCKX↓ or SCKX↑ input
120
TssL2scL
TssH2doZ SS↑ to SDOX Output
10
1.5 TCY + 40
—
(4)
Hi-Impedance
TscH2ssH SSX↑ after SCKX Edge
TscL2ssH
TssL2doV SDOX Data Output Valid after
SSX Edge
Note 1: These parameters are characterized but not tested in manufacturing.
2: Data in “Typ” column is at 5V, 25°C unless otherwise stated. Parameters are for design guidance only and
are not tested.
3: The minimum clock period for SCK is 100 ns. Therefore, the clock generated in Master mode must not
violate this specification.
4: Assumes 50 pF load on all SPI pins.
DS70119D-page 194
Preliminary
2004 Microchip Technology Inc.
dsPIC30F6010
2
I C BUS START/STOP BITS TIMING CHARACTERISTICS (MASTER MODE)
FIGURE 24-21:
SCL
IM31
IM34
IM30
IM33
SDA
Stop
Condition
Start
Condition
Note: Refer to Figure 24-3 for load conditions.
2
I C BUS DATA TIMING CHARACTERISTICS (MASTER MODE)
FIGURE 24-22:
IM20
IM21
IM11
IM10
SCL
IM11
IM26
IM10
IM33
IM25
SDA
In
IM45
IM40
IM40
SDA
Out
Note: Refer to Figure 24-3 for load conditions.
2004 Microchip Technology Inc.
Preliminary
DS70119D-page 195
dsPIC30F6010
2
TABLE 24-37: I C BUS DATA TIMING REQUIREMENTS (MASTER MODE)
Standard Operating Conditions: 2.5V to 5.5V
(unless otherwise stated)
AC CHARACTERISTICS
Operating temperature -40°C ≤ TA ≤ +85°C for Industrial
-40°C ≤ TA ≤ +125°C for Extended
Param
Symbol
No.
(1)
Min
Characteristic
Max
Units
Conditions
IM10
IM11
IM20
IM21
IM25
IM26
IM30
IM31
IM33
IM34
IM40
IM45
IM50
TLO:SCL Clock Low Time 100 kHz mode TCY / 2 (BRG + 1)
—
—
µs
µs
µs
µs
µs
µs
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
µs
ns
µs
µs
µs
µs
µs
µs
µs
µs
µs
ns
ns
ns
ns
ns
ns
µs
µs
µs
pF
—
—
—
—
—
—
400 kHz mode TCY / 2 (BRG + 1)
(2)
1 MHz mode
TCY / 2 (BRG + 1)
—
THI:SCL Clock High Time 100 kHz mode TCY / 2 (BRG + 1)
—
400 kHz mode TCY / 2 (BRG + 1)
—
(2)
1 MHz mode
100 kHz mode
400 kHz mode
TCY / 2 (BRG + 1)
—
TF:SCL
SDA and SCL
Fall Time
—
300
300
100
1000
300
300
—
CB is specified to be
from 10 to 400 pF
20 + 0.1 CB
(2)
1 MHz mode
—
TR:SCL
SDA and SCL
Rise Time
100 kHz mode
400 kHz mode
—
CB is specified to be
from 10 to 400 pF
20 + 0.1 CB
(2)
1 MHz mode
—
250
100
TBD
0
TSU:DAT Data Input
100 kHz mode
400 kHz mode
—
Setup Time
—
(2)
1 MHz mode
—
THD:DAT Data Input
100 kHz mode
400 kHz mode
—
—
Hold Time
0
0.9
—
(2)
1 MHz mode
TBD
TSU:STA Start Condition 100 kHz mode TCY / 2 (BRG + 1)
—
Only relevant for
repeated Start
condition
Setup Time
400 kHz mode TCY / 2 (BRG + 1)
—
(2)
1 MHz mode
TCY / 2 (BRG + 1)
—
THD:STA Start Condition 100 kHz mode TCY / 2 (BRG + 1)
—
After this period the
first clock pulse is
generated
Hold Time
400 kHz mode TCY / 2 (BRG + 1)
—
(2)
1 MHz mode
TCY / 2 (BRG + 1)
—
TSU:STO Stop Condition 100 kHz mode TCY / 2 (BRG + 1)
—
—
Setup Time
400 kHz mode TCY / 2 (BRG + 1)
—
(2)
1 MHz mode
TCY / 2 (BRG + 1)
—
THD:STO Stop Condition 100 kHz mode TCY / 2 (BRG + 1)
—
—
Hold Time
400 kHz mode TCY / 2 (BRG + 1)
—
(2)
1 MHz mode
100 kHz mode
400 kHz mode
TCY / 2 (BRG + 1)
—
TAA:SCL Output Valid
—
—
3500
1000
—
—
—
—
From Clock
(2)
1 MHz mode
—
TBF:SDA Bus Free Time 100 kHz mode
4.7
1.3
TBD
—
—
Time the bus must be
free before a new
400 kHz mode
—
transmission can start
(2)
1 MHz mode
—
CB
Bus Capacitive Loading
400
2 2
Note 1: BRG is the value of the I C Baud Rate Generator. Refer to Section 21 “Inter-Integrated Circuit™ (I C)”
in the dsPIC30F Family Reference Manual.
2
2: Maximum pin capacitance = 10 pF for all I C pins (for 1 MHz mode only).
DS70119D-page 196
Preliminary
2004 Microchip Technology Inc.
dsPIC30F6010
2
I C BUS START/STOP BITS TIMING CHARACTERISTICS (SLAVE MODE)
FIGURE 24-23:
SCL
IS34
IS31
IS30
IS33
SDA
Stop
Condition
Start
Condition
2
I C BUS DATA TIMING CHARACTERISTICS (SLAVE MODE)
FIGURE 24-24:
IS20
IS21
IS11
IS10
SCL
IS30
IS26
IS31
IS33
IS25
SDA
In
IS45
IS40
IS40
SDA
Out
2004 Microchip Technology Inc.
Preliminary
DS70119D-page 197
dsPIC30F6010
2
TABLE 24-38: I C BUS DATA TIMING REQUIREMENTS (SLAVE MODE)
Standard Operating Conditions: 2.5V to 5.5V
(unless otherwise stated)
AC CHARACTERISTICS
Operating temperature -40°C ≤ TA ≤ +85°C for Industrial
-40°C ≤ TA ≤ +125°C for Extended
Param
Symbol
Characteristic
Min
Max Units
Conditions
No.
IS10
TLO:SCL Clock Low Time 100 kHz mode
4.7
—
—
µs
µs
Device must operate at a
minimum of 1.5 MHz
Device must operate at a
minimum of 10 MHz.
—
400 kHz mode
1.3
(1)
1 MHz mode
0.5
4.0
—
—
µs
µs
IS11
THI:SCL
Clock High Time 100 kHz mode
Device must operate at a
minimum of 1.5 MHz
Device must operate at a
minimum of 10 MHz
—
400 kHz mode
0.6
—
µs
(1)
1 MHz mode
0.5
—
300
300
100
1000
300
300
—
µs
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
µs
µs
µs
µs
µs
µs
µs
µs
µs
µs
µs
ns
ns
ns
ns
ns
ns
µs
µs
µs
pF
IS20
IS21
IS25
IS26
IS30
IS31
IS33
IS34
IS40
IS45
IS50
TF:SCL
SDA and SCL
Fall Time
100 kHz mode
400 kHz mode
—
CB is specified to be from
10 to 400 pF
20 + 0.1 CB
(1)
1 MHz mode
—
—
TR:SCL
SDA and SCL
Rise Time
100 kHz mode
400 kHz mode
CB is specified to be from
10 to 400 pF
20 + 0.1 CB
—
(1)
1 MHz mode
TSU:DAT Data Input
100 kHz mode
400 kHz mode
250
100
100
0
—
—
Setup Time
—
(1)
1 MHz mode
—
THD:DAT Data Input
100 kHz mode
400 kHz mode
—
Hold Time
0
0.9
0.3
—
(1)
1 MHz mode
0
TSU:STA Start Condition
100 kHz mode
400 kHz mode
4.7
0.6
0.25
4.0
0.6
0.25
4.7
0.6
0.6
4000
600
250
0
Only relevant for repeated
Start condition
Setup Time
—
(1)
1 MHz mode
—
THD:STA Start Condition
100 kHz mode
400 kHz mode
—
After this period the first
clock pulse is generated
Hold Time
—
(1)
1 MHz mode
—
TSU:STO Stop Condition
100 kHz mode
400 kHz mode
—
—
—
—
Setup Time
—
(1)
1 MHz mode
—
THD:STO Stop Condition
100 kHz mode
400 kHz mode
—
Hold Time
—
(1)
1 MHz mode
TAA:SCL
Output Valid From 100 kHz mode
3500
1000
350
—
Clock
400 kHz mode
0
(1)
1 MHz mode
0
TBF:SDA Bus Free Time
100 kHz mode
400 kHz mode
4.7
1.3
0.5
—
Time the bus must be free
before a new transmission
can start
—
(1)
1 MHz mode
—
CB
Bus Capacitive
Loading
400
—
2
Note 1: Maximum pin capacitance = 10 pF for all I C pins (for 1 MHz mode only).
DS70119D-page 198
Preliminary
2004 Microchip Technology Inc.
dsPIC30F6010
FIGURE 24-25:
CAN MODULE I/O TIMING CHARACTERISTICS
CXTX Pin
New Value
Old Value
(output)
CA10 CA11
CXRX Pin
(input)
CA20
TABLE 24-39: CAN MODULE I/O TIMING REQUIREMENTS
Standard Operating Conditions: 2.5V to 5.5V
(unless otherwise stated)
Operating temperature -40°C ≤ TA ≤ +85°C for Industrial
-40°C ≤ TA ≤ +125°C for Extended
AC CHARACTERISTICS
Param
Symbol
No.
(1)
(2)
Characteristic
Min
Typ
Max
Units
Conditions
TioF
TioR
Tcwf
CA10
CA11
CA20
Port Output Fall Time
Port Output Rise Time
—
—
10
10
25
25
ns
ns
ns
—
—
—
Pulse Width to Trigger
CAN Wakeup Filter
500
Note 1: These parameters are characterized but not tested in manufacturing.
2: Data in “Typ” column is at 5V, 25°C unless otherwise stated. Parameters are for design guidance only and
are not tested.
2004 Microchip Technology Inc.
Preliminary
DS70119D-page 199
dsPIC30F6010
TABLE 24-40: 10-BIT HIGH-SPEED A/D MODULE SPECIFICATIONS
Standard Operating Conditions: 2.7V to 5.5V
(unless otherwise stated)
AC CHARACTERISTICS
Operating temperature -40°C ≤ TA ≤ +85°C for Industrial
-40°C ≤ TA ≤ +125°C for Extended
Param
Symbol
No.
Characteristic
Min.
Typ
Max.
Units
Conditions
Device Supply
AD01
AD02
AVDD
Module VDD Supply
Greater of
VDD - 0.3
or 2.7
Lesser of
VDD + 0.3
or 5.5
V
V
—
—
AVSS
Module VSS Supply
Vss - 0.3
Reference Inputs
AVss+2.7
VSS + 0.3
AD05
AD06
AD07
AD08
VREFH
VREFL
VREF
IREF
Reference Voltage High
Reference Voltage Low
AVDD
V
V
V
—
—
—
AVss
AVDD - 2.7
AVDD + 0.3
Absolute Reference Voltage AVss - 0.3
Current Drain
—
200
.001
300
3
µA A/D operating
µA A/D off
Analog Input
VREFL
AD10
AD11
AD12
VINH-VINL Full-Scale Input Span
VREFH
AVDD + 0.3
0.244
V
V
—
—
VIN
Absolute Input Voltage
Leakage Current
AVSS - 0.3
—
—
—
0.001
µA VINL = AVSS = VREFL = 0V,
AVDD = VREFH = 5V
Source Impedance = 5 kΩ
AD13
—
Leakage Current
0.001
0.244
µA VINL = AVSS = VREFL = 0V,
AVDD = VREFH = 3V
Source Impedance = 5 kΩ
AD15
AD16
AD17
RSS
Switch Resistance
—
—
—
3.2K
4.4
—
Ω
pF
Ω
—
—
—
CSAMPLE Sample Capacitor
RIN Recommended Impedance
5K
Of Analog Voltage Source
DC Accuracy
10 data bits
0.5
AD20 Nr
AD21 INL
Resolution
bits
—
Integral Nonlinearity
—
—
—
—
—
—
< 1
< 1
< 1
< 1
TBD
TBD
LSb VINL = AVSS = VREFL = 0V,
AVDD = VREFH = 5V
AD21A INL
AD22 DNL
AD22A DNL
Integral Nonlinearity
Differential Nonlinearity
Differential Nonlinearity
Gain Error
0.5
0.5
LSb VINL = AVSS = VREFL = 0V,
AVDD = VREFH = 3V
LSb VINL = AVSS = VREFL = 0V,
AVDD = VREFH = 5V
0.5
LSb VINL = AVSS = VREFL = 0V,
AVDD = VREFH = 3V
AD23
GERR
0.75
0.75
LSb VINL = AVSS = VREFL = 0V,
AVDD = VREFH = 5V
AD23A GERR
Gain Error
LSb VINL = AVSS = VREFL = 0V,
AVDD = VREFH = 3V
Note 1: Because the sample caps will eventually lose charge, clock rates below 10 kHz can affect linearity
performance, especially at elevated temperatures.
2: The A/D conversion result never decreases with an increase in the input voltage, and has no missing
codes.
DS70119D-page 200
Preliminary
2004 Microchip Technology Inc.
dsPIC30F6010
TABLE 24-40: 10-BIT HIGH-SPEED A/D MODULE SPECIFICATIONS (CONTINUED)
Standard Operating Conditions: 2.7V to 5.5V
(unless otherwise stated)
AC CHARACTERISTICS
Operating temperature -40°C ≤ TA ≤ +85°C for Industrial
-40°C ≤ TA ≤ +125°C for Extended
Param
Symbol
No.
Characteristic
Offset Error
Min.
Typ
Max.
Units
Conditions
AD24
EOFF
—
0.75
TBD
LSb VINL = AVSS = VREFL = 0V,
AVDD = VREFH = 5V
AD24A EOFF
Offset Error
Monotonicity
—
0.75
TBD
LSb VINL = AVSS = VREFL = 0V,
AVDD = VREFH = 3V
(2)
AD25
—
—
—
—
—
—
—
—
—
dB
dB
Guaranteed
AD26 CMRR
AD27 PSRR
Common-Mode Rejection
TBD
TBD
—
—
Power Supply Rejection
Ratio
AD28 CTLK
Channel to Channel
Crosstalk
—
TBD
—
dB
—
Dynamic Performance
AD30 THD
Total Harmonic Distortion
—
—
TBD
TBD
—
—
dB
dB
—
—
AD31 SINAD
Signal to Noise and
Distortion
AD32 SFDR
Spurious Free Dynamic
Range
—
TBD
—
dB
—
AD33
FNYQ
Input Signal Bandwidth
Effective Number of Bits
—
—
—
250
kHz
bits
—
—
AD34 ENOB
TBD
TBD
Note 1: Because the sample caps will eventually lose charge, clock rates below 10 kHz can affect linearity
performance, especially at elevated temperatures.
2: The A/D conversion result never decreases with an increase in the input voltage, and has no missing
codes.
2004 Microchip Technology Inc.
Preliminary
DS70119D-page 201
dsPIC30F6010
FIGURE 24-26:
10-BIT HIGH-SPEED A/D CONVERSION TIMING CHARACTERISTICS
(CHPS = 01, SIMSAM = 0, ASAM = 0, SSRC = 000)
AD50
ADCLK
Instruction
Execution
SET SAMP
CLEAR SAMP
SAMP
ch0_dischrg
ch0_samp
ch1_dischrg
ch1_samp
eoc
AD61
AD60
TSAMP
AD55
AD55
DONE
ADIF
ADRES(0)
ADRES(1)
1
2
3
4
5
6
8
9
5
6
8
9
- Software sets ADCON. SAMP to start sampling.
1
2
3
4
5
6
8
9
- Sampling starts after discharge period TSAMP is described in Section 20.7.
- Software clears ADCON. SAMP to start conversion.
- Sampling ends, conversion sequence starts.
- Convert bit 9.
- Convert bit 8.
- Convert bit 0.
- One TAD for end of conversion.
DS70119D-page 202
Preliminary
2004 Microchip Technology Inc.
dsPIC30F6010
FIGURE 24-27:
10-BIT HIGH-SPEED A/D CONVERSION TIMING CHARACTERISTICS
(CHPS = 01, SIMSAM = 0, ASAM = 1, SSRC = 111, SAMC = 00001)
AD50
ADCLK
Instruction
Execution
SET ADON
SAMP
ch0_dischrg
ch0_samp
ch1_dischrg
ch1_samp
eoc
TSAMP
TSAMP
AD55
AD55
TCONV
DONE
ADIF
ADRES(0)
ADRES(1)
1
2
3
4
5
6
7
3
4
5
6
8
3
4
- Software sets ADCON. ADON to start AD operation.
- Convert bit 0.
1
2
5
- Sampling starts after discharge period.
TSAMP is described in the dsPIC30F
Family Reference Manual, Section 17.
- One TAD for end of conversion.
6
7
8
- Begin conversion of next channel
- Sample for time specified by SAMC.
TSAMP is described in Section 20.7.
- Convert bit 9.
- Convert bit 8.
3
4
2004 Microchip Technology Inc.
Preliminary
DS70119D-page 203
dsPIC30F6010
TABLE 24-41: 10-BIT HIGH-SPEED A/D CONVERSION TIMING REQUIREMENTS
Standard Operating Conditions: 2.7V to 5.5V
(unless otherwise stated)
AC CHARACTERISTICS
Operating temperature -40°C ≤ TA ≤ +85°C for Industrial
-40°C ≤ TA ≤ +125°C for Extended
Param
Symbol
Characteristic
Min.
Typ
Max.
Units
Conditions
No.
Clock Parameters
AD50 TAD
A/D Clock Period
154
ns
ns
VDD = 5V (Note 1)
256
900
VDD = 2.7V (Note 1)
AD51 tRC
A/D Internal RC Oscillator Period
700
1100
—
Conversion Rate
12 TAD
AD55 tCONV
AD56 FCNV
Conversion Time
Throughput Rate
ns
—
500
300
ksps VDD = VREF = 5V
ksps VDD = VREF = 3V
AD57 TSAMP Sample Time
—
1 TAD
—
ns
VDD = 3-5.5V
Timing Parameters
AD60 tPCS
AD61 tPSS
AD62 tCSS
AD63 tDPU
Conversion Start from Sample
—
0.5 TAD
—
—
TAD
1.5 TAD
TBD
ns
ns
ns
µs
—
—
—
—
Trigger
Sample Start from Setting
Sample (SAMP) Bit
—
—
—
Conversion Completion to
Sample Start (ASAM = 1)
Time to Stabilize Analog Stage
from A/D Off to A/D On
—
TBD
Note 1: Because the sample caps will eventually lose charge, clock rates below 10 kHz can affect linearity
performance, especially at elevated temperatures.
DS70119D-page 204
Preliminary
2004 Microchip Technology Inc.
dsPIC30F6010
25.0 PACKAGING INFORMATION
25.1 Package Marking Information
80-Lead TQFP
Example
XXXXXXXXXXXX
XXXXXXXXXXXX
YYWWNNN
dsPIC30F6010
-I/PT
04230WY
Legend: XX...X Customer specific information*
Y
Year code (last digit of calendar year)
Year code (last 2 digits of calendar year)
Week code (week of January 1 is week ‘01’)
Alphanumeric traceability code
YY
WW
NNN
Note: In the event the full Microchip part number cannot be marked on one line, it will
be carried over to the next line thus limiting the number of available characters
for customer specific information.
*
Standard device marking consists of Microchip part number, year code, week code, and traceability
code. For device marking beyond this, certain price adders apply. Please check with your Microchip
Sales Office. For QTP devices, any special marking adders are included in QTP price.
2004 Microchip Technology Inc.
Preliminary
DS70119D-page 205
dsPIC30F6010
80-Lead Plastic Thin Quad Flatpack 14x14x1 mm Body, 1.0/0.10 mm Lead Form (TQFP)
E
E1
#leads=n1
p
D1
D
2
B
1
n
°
CH x 45
A
α
c
A2
φ
β
L
A1
(F)
Units
INCHES
NOM
MILLIMETERS*
Dimension Limits
MIN
MAX
MIN
NOM
80
MAX
n
p
Number of Pins
Pitch
80
.026
20
0.65
20
Pins per Side
Overall Height
n1
A
.047
1.20
Molded Package Thickness
Standoff
A2
A1
L
.037
.002
.018
.039
.041
.006
.030
0.95
0.05
0.45
1.00
1.05
0.15
0.75
§
Foot Length
.024
.039
0.60
1.00
(F)
φ
Footprint (Reference)
Foot Angle
0
7
0
7
Overall Width
E
D
.630
.630
.551
.551
16.00
16.00
14.00
14.00
Overall Length
Molded Package Width
Molded Package Length
Lead Thickness
E1
D1
c
.
.004
.009
.008
.015
0.09
0.22
0.20
0.38
Lead Width
B
CH
α
.013
0.32
Pin 1 Corner Chamfer
Mold Draft Angle Top
Mold Draft Angle Bottom
11
11
13
13
11
11
13
13
β
* Controlling Parameter
§ Significant Characteristic
Notes:
Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed
.010” (0.254mm) per side.
JEDEC Equivalent: MS-026
Drawing No. C04-092
DS70119D-page 206
Preliminary
2004 Microchip Technology Inc.
dsPIC30F6010
INDEX
CAN Buffers and Protocol Engine ............................ 116
Dedicated Port Structure ............................................ 53
DSP Engine................................................................ 15
dsPIC30F6010.............................................................. 6
External Power-on Reset Circuit .............................. 143
Numerics
10-bit High Speed A/D
A/D Acquisition Requirements .................................. 131
Aborting a Conversion .............................................. 130
ADCHS ..................................................................... 127
ADCON1................................................................... 127
ADCON2................................................................... 127
ADCON3................................................................... 127
ADCSSL.................................................................... 127
ADPCFG................................................................... 127
Configuring Analog Port Pins.................................... 133
Connection Considerations....................................... 133
Conversion Operation............................................... 129
Effects of a Reset...................................................... 132
Operation During CPU Idle Mode ............................. 132
Operation During CPU Sleep Mode.......................... 132
Output Formats......................................................... 132
Power-down Modes .................................................. 132
Programming the Start of Conversion Trigger .......... 130
Register Map............................................................. 134
Result Buffer ............................................................. 129
Sampling Requirements............................................ 131
Selecting the Conversion Clock................................ 130
Selecting the Conversion Sequence......................... 129
10-Bit High Speed Analog-to-Digital (A/D)
2
I C ............................................................................ 100
Input Capture Mode.................................................... 71
Oscillator System...................................................... 137
Output Compare Mode............................................... 75
PWM Module.............................................................. 86
Quadrature Encoder Interface.................................... 79
Reset System ........................................................... 141
Shared Port Structure................................................. 54
SPI.............................................................................. 96
SPI Master/Slave Connection..................................... 96
UART Receiver......................................................... 108
UART Transmitter..................................................... 107
BOR Characteristics ......................................................... 174
BOR. See Brown-out Reset
Brown-out Reset
Characteristics.......................................................... 173
Timing Requirements ............................................... 181
Brown-out Reset (BOR).................................................... 135
C
C Compilers
Converter Module ............................................................. 127
16-bit Up/Down Position Counter Mode.............................. 80
Count Direction Status................................................ 80
Error Checking............................................................ 80
8-Output PWM
MPLAB C17.............................................................. 158
MPLAB C18.............................................................. 158
MPLAB C30.............................................................. 158
CAN Module ..................................................................... 115
CAN1 Register Map.................................................. 122
CAN2 Register Map.................................................. 124
I/O Timing Characteristics ........................................ 199
I/O Timing Requirements.......................................... 199
Overview................................................................... 115
Center Aligned PWM .......................................................... 89
CLKOUT and I/O Timing
Register Map............................................................... 94
A
AC Characteristics ............................................................ 175
Load Conditions........................................................ 175
AC Temperature and Voltage Specifications.................... 175
Address Generator Units .................................................... 31
Alternate 16-bit Timer/Counter............................................ 81
Alternate Vector Table ........................................................ 41
Assembler
Characteristics.......................................................... 179
Requirements ........................................................... 179
Code Examples
Data EEPROM Block Erase ....................................... 50
Data EEPROM Block Write ........................................ 52
Data EEPROM Read.................................................. 49
Data EEPROM Word Erase ....................................... 50
Data EEPROM Word Write ........................................ 51
Erasing a Row of Program Memory ........................... 45
Initiating a Programming Sequence ........................... 46
Loading Write Latches................................................ 46
Code Protection................................................................ 135
Complementary PWM Operation........................................ 89
Configuring Analog Port Pins.............................................. 54
Control Registers................................................................ 44
NVMADR.................................................................... 44
NVMADRU ................................................................. 44
NVMCON.................................................................... 44
NVMKEY .................................................................... 44
Core Overview.................................................................... 11
Core Register Map.............................................................. 27
CPU Architecture Overview................................................ 11
MPASM Assembler................................................... 157
Automatic Clock Stretch.................................................... 102
During 10-bit Addressing (STREN = 1)..................... 102
During 7-bit Addressing (STREN = 1)....................... 102
Receive Mode........................................................... 102
Transmit Mode.......................................................... 102
B
Bandgap Start-up Time
Requirements............................................................ 181
Timing Characteristics .............................................. 181
Barrel Shifter....................................................................... 18
Bit-Reversed Addressing .................................................... 34
Example...................................................................... 34
Implementation ........................................................... 34
Modifier Values (table)................................................ 35
Sequence Table (16-Entry)......................................... 35
Block Diagrams
10-bit High Speed A/D Functional............................. 128
16-bit Timer1 Module.................................................. 58
16-bit Timer4............................................................... 68
16-bit Timer5............................................................... 68
32-bit Timer4/5............................................................ 67
D
Data Access from Program Memory Using
Program Space Visibility..................................................... 22
2004 Microchip Technology Inc.
Preliminary
DS70119D-page 207
dsPIC30F6010
Data Accumulators and Adder/Subtractor...........................16
Data Space Write Saturation ......................................18
Overflow and Saturation .............................................16
Round Logic................................................................17
Write Back...................................................................17
Data Address Space ...........................................................23
Alignment....................................................................26
Alignment (Figure) ......................................................26
Effect of Invalid Memory Accesses.............................26
MCU and DSP (MAC Class) Instructions
Dual Output Compare Match Mode.................................... 76
Continuous Pulse Mode.............................................. 76
Single Pulse Mode...................................................... 76
E
Edge Aligned PWM............................................................. 88
Electrical Characteristics .................................................. 163
AC............................................................................. 175
DC ............................................................................ 163
Equations
A/D Conversion Clock............................................... 130
Baud Rate......................................................... 111, 121
PWM Period................................................................ 88
PWM Resolution......................................................... 88
Serial Clock Rate...................................................... 103
Errata.................................................................................... 4
Evaluation and Programming Tools.................................. 161
Exception Processing
Example......................................................................25
Memory Map.........................................................23, 24
Near Data Space ........................................................27
Software Stack............................................................27
Spaces........................................................................26
Width...........................................................................26
Data EEPROM Memory......................................................49
Erasing........................................................................50
Erasing, Block.............................................................50
Erasing, Word .............................................................50
Protection Against Spurious Write ..............................52
Reading.......................................................................49
Write Verify .................................................................52
Writing.........................................................................51
Writing, Block..............................................................52
Writing, Word ..............................................................51
DC Characteristics ............................................................163
BOR ..........................................................................174
Brown-out Reset .......................................................173
I/O Pin Input Specifications.......................................171
I/O Pin Output Specifications....................................172
Idle Current (IIDLE) ....................................................167
Low-Voltage Detect...................................................172
LVDL.........................................................................173
Operating Current (IDD).............................................165
Power-Down Current (IPD)........................................169
Program and EEPROM.............................................174
Temperature and Voltage Specifications..................163
Dead-Time Generators .......................................................90
Assignment .................................................................90
Ranges........................................................................90
Selection Bits ..............................................................90
Demonstration Boards
Interrupt Priority.......................................................... 38
Exception Sequence
Trap Sources .............................................................. 39
External Clock Timing Characteristics
Type A, B and C Timer............................................. 182
External Clock Timing Requirements ............................... 176
Type A Timer............................................................ 182
Type B Timer............................................................ 183
Type C Timer............................................................ 183
External Interrupt Requests................................................ 41
F
Fast Context Saving ........................................................... 41
Flash Program Memory ...................................................... 43
In-Circuit Serial Programming (ICSP)......................... 43
Run Time Self-Programming (RTSP) ......................... 43
Table Instruction Operation Summary........................ 43
I
I/O Pin Specifications
Input.......................................................................... 171
Output....................................................................... 172
I/O Ports.............................................................................. 53
Parallel I/O (PIO) ........................................................ 53
2
I C 10-bit Slave Mode Operation...................................... 101
Reception ................................................................. 101
Transmission ............................................................ 101
PICDEM 1.................................................................160
PICDEM 17...............................................................161
PICDEM 18R ............................................................161
PICDEM 2 Plus.........................................................160
PICDEM 3.................................................................160
PICDEM 4.................................................................160
PICDEM LIN .............................................................161
PICDEM USB............................................................161
PICDEM.net Internet/Ethernet ..................................160
Development Support .......................................................157
Device Configuration
2
I C 7-bit Slave Mode Operation........................................ 101
Reception ................................................................. 101
Transmission ............................................................ 101
2
I C Master Mode
Baud Rate Generator ............................................... 103
Clock Arbitration ....................................................... 104
Multi-Master Communication, Bus Collision
and Bus Arbitration ................................................... 104
Reception ................................................................. 103
Transmission ............................................................ 103
Register Map.............................................................148
Device Configuration Registers.........................................146
FBORPOR ................................................................146
FGS...........................................................................146
FOSC........................................................................146
FWDT........................................................................146
Device Overview ...................................................................5
Divide Support.....................................................................14
DSP Engine.........................................................................14
Multiplier......................................................................16
dsPIC30F6010 Port Register Map ......................................55
2
I C Module.......................................................................... 99
Addresses................................................................. 101
Bus Data Timing Characteristics
Master Mode..................................................... 195
Slave Mode....................................................... 197
Bus Data Timing Requirements
Master Mode..................................................... 196
Slave Mode....................................................... 198
Bus Start/Stop Bits Timing Characteristics
Master Mode..................................................... 195
Slave Mode....................................................... 197
DS70119D-page 208
Preliminary
2004 Microchip Technology Inc.
dsPIC30F6010
General Call Address Support .................................. 103
Interrupts................................................................... 102
IPMI Support............................................................. 103
Master Operation ...................................................... 103
Master Support ......................................................... 103
Operating Function Description .................................. 99
Operation During CPU Sleep and Idle Modes .......... 104
Pin Configuration ........................................................ 99
Programmer’s Model................................................... 99
Register Map............................................................. 105
Registers..................................................................... 99
Slope Control ............................................................ 102
Software Controlled Clock Stretching (STREN = 1).. 102
Various Modes............................................................ 99
Idle Current (IIDLE) ............................................................ 167
In-Circuit Serial Programming (ICSP)............................... 135
Independent PWM Output .................................................. 91
Initialization Condition for RCON Register Case 1 ........... 144
Initialization Condition for RCON Register Case 2 ........... 144
Input Capture (CAPX) Timing Characteristics .................. 185
Input Capture Interrupts...................................................... 72
Register Map............................................................... 73
Input Capture Module ......................................................... 71
In CPU Sleep Mode .................................................... 72
Simple Capture Event Mode....................................... 71
Input Capture Timing Requirements................................. 185
Input Change Notification Module....................................... 56
Register Map (bits 15-8) ............................................. 56
Register Map (bits 7-0) ............................................... 56
Input Characteristics
MPLAB ICD 2 In-Circuit Debugger ................................... 159
MPLAB ICE 2000 High-Performance Universal
In-Circuit Emulator............................................................ 159
MPLAB ICE 4000 High-Performance Universal
In-Circuit Emulator............................................................ 159
MPLAB Integrated Development Environment
Software ........................................................................... 157
MPLAB PM3 Device Programmer .................................... 159
MPLINK Object Linker/MPLIB Object Librarian................ 158
O
OC/PWM Module Timing Characteristics ......................... 186
Operating Current (IDD) .................................................... 165
Operating Frequency vs Voltage
dsPIC30FXXXX-20 (Extended) ................................ 163
Oscillator Configurations................................................... 138
Fail-Safe Clock Monitor ............................................ 139
Fast RC (FRC).......................................................... 139
Initial Clock Source Selection................................... 138
Low Power RC (LPRC)............................................. 139
LP Oscillator Control................................................. 138
Phase Locked Loop (PLL)........................................ 139
Start-up Timer (OST)................................................ 138
Oscillator Operating Modes Table .................................... 136
Oscillator Selection........................................................... 135
Oscillator Start-up Timer
Timing Characteristics.............................................. 180
Timing Requirements ............................................... 181
Output Compare Interrupts................................................. 77
Output Compare Mode
Register Map .............................................................. 78
Output Compare Module .................................................... 75
Timing Characteristics.............................................. 185
Timing Requirements ............................................... 185
Output Compare Operation During CPU Idle Mode ........... 77
Output Compare Sleep Mode Operation ............................ 77
QEA/QEB.................................................................. 188
Instruction Addressing Modes............................................. 31
File Register Instructions ............................................ 31
Fundamental Modes Supported.................................. 31
MAC Instructions......................................................... 32
MCU Instructions ........................................................ 31
Move and Accumulator Instructions............................ 32
Other Instructions........................................................ 32
Instruction Set Overview................................................... 152
Instruction Set Summary................................................... 149
Interrupt Controller
P
Packaging Information...................................................... 205
Marking..................................................................... 205
PICkit 1 Flash Starter Kit .................................................. 161
PICSTART Plus Development Programmer..................... 160
Pinout Descriptions............................................................... 7
PLL Clock Timing Specifications ...................................... 177
POR. See Power-on Reset
Register Map............................................................... 42
Interrupt Priority
Traps........................................................................... 39
Interrupt Sequence ............................................................. 41
Interrupt Stack Frame ................................................. 41
Interrupts............................................................................. 37
Port Write/Read Example ................................................... 54
Position Measurement Mode.............................................. 80
Power Saving Modes........................................................ 145
Idle............................................................................ 146
Sleep ........................................................................ 145
Power Saving Modes (Sleep and Idle) ............................. 135
Power-Down Current (IPD)................................................ 169
Power-on Reset (POR)..................................................... 135
Oscillator Start-up Timer (OST)................................ 135
Power-up Timer (PWRT).......................................... 135
Power-up Timer
L
Load Conditions................................................................ 175
Low-Voltage Detect Characteristics.................................. 172
LVDL Characteristics ........................................................ 173
M
Memory Organization.......................................................... 19
Modulo Addressing ............................................................. 32
Applicability................................................................. 34
Operation Example ..................................................... 33
Start and End Address................................................ 33
W Address Register Selection .................................... 33
Motor Control PWM Module................................................ 85
Fault Timing Characteristics ..................................... 187
Timing Characteristics .............................................. 187
Timing Requirements................................................ 187
MPLAB ASM30 Assembler, Linker, Librarian ................... 158
Timing Characteristics.............................................. 180
Timing Requirements ............................................... 181
PRO MATE II Universal Device Programmer................... 159
Program Address Space..................................................... 19
Construction ............................................................... 20
Data Access From Program Memory Using
Table Instructions ....................................................... 21
Data Access from, Address Generation ..................... 20
Memory Map............................................................... 19
2004 Microchip Technology Inc.
Preliminary
DS70119D-page 209
dsPIC30F6010
Table Instructions
R
TBLRDH..............................................................21
TBLRDL ..............................................................21
TBLWTH .............................................................21
TBLWTL..............................................................21
Program and EEPROM Characteristics............................174
Program Counter.................................................................12
Program Data Table Access ...............................................22
Program Space Visibility
Reset ........................................................................ 135, 141
Reset Sequence ................................................................. 39
Reset Sources ............................................................ 39
Reset Timing Characteristics............................................ 180
Reset Timing Requirements ............................................. 181
Resets
BOR, Programmable ................................................ 143
POR.......................................................................... 141
POR with Long Crystal Start-up Time....................... 143
POR, Operating without FSCM and PWRT.............. 143
Window into Program Space Operation......................23
Programmable...................................................................135
Programmable Digital Noise Filters.....................................81
Programmer’s Model...........................................................12
Diagram ......................................................................13
Programming Operations....................................................45
Algorithm for Program Flash.......................................45
Erasing a Row of Program Memory............................45
Initiating the Programming Sequence.........................46
Loading Write Latches ................................................46
Protection Against Accidental Writes to OSCCON ...........140
PWM Duty Cycle Comparison Units ...................................89
Duty Cycle Register Buffers........................................89
PWM Fault Pins ..................................................................92
Enable Bits..................................................................92
Fault States.................................................................92
Modes .........................................................................92
Cycle-by-Cycle....................................................92
Latched ...............................................................92
Priority.........................................................................92
PWM Operation During CPU Idle Mode..............................93
PWM Operation During CPU Sleep Mode ..........................93
PWM Output and Polarity Control.......................................92
Output Pin Control ......................................................92
PWM Output Override.........................................................91
Complementary Output Mode.....................................91
Synchronization ..........................................................91
PWM Period........................................................................88
PWM Special Event Trigger................................................93
Postscaler ...................................................................93
PWM Time Base .................................................................87
Continuous Up/Down Counting Modes.......................87
Double Update Mode..................................................88
Free Running Mode ....................................................87
Postscaler ...................................................................88
Prescaler.....................................................................88
Single Shot Mode........................................................87
PWM Update Lockout .........................................................93
S
Simple Capture Event Mode
Capture Buffer Operation............................................ 72
Capture Prescaler....................................................... 71
Hall Sensor Mode ....................................................... 72
Input Capture in CPU Idle Mode................................. 72
Timer2 and Timer3 Selection Mode............................ 72
Simple OC/PWM Mode Timing Requirements ................. 186
Simple Output Compare Match Mode ................................ 76
Simple PWM Mode............................................................. 76
Input Pin Fault Protection ........................................... 76
Period ......................................................................... 77
Single Pulse PWM Operation ............................................. 91
Software Simulator (MPLAB SIM) .................................... 158
Software Simulator (MPLAB SIM30) ................................ 158
Software Stack Pointer, Frame Pointer .............................. 12
CALL Stack Frame ..................................................... 27
SPI Mode
Slave Select Synchronization ..................................... 97
SPI1 Register Map...................................................... 98
SPI2 Register Map...................................................... 98
SPI Module ......................................................................... 95
Framed SPI Support................................................... 97
Operating Function Description .................................. 95
SDOx Disable ............................................................. 95
Timing Characteristics
Master Mode (CKE = 0).................................... 190
Master Mode (CKE = 1).................................... 191
Slave Mode (CKE = 1).............................. 192, 193
Timing Requirements
Master Mode (CKE = 0).................................... 190
Master Mode (CKE = 1).................................... 191
Slave Mode (CKE = 0)...................................... 192
Slave Mode (CKE = 1)...................................... 194
Word and Byte Communication.................................. 95
SPI Operation During CPU Idle Mode ................................ 97
SPI Operation During CPU Sleep Mode............................. 97
Status Register ................................................................... 12
Symbols Used in Opcode Descriptions ............................ 150
System Integration............................................................ 135
Overview................................................................... 135
Register Map ............................................................ 148
Q
QEA/QEB Input Characteristics ........................................188
QEI Module
External Clock Timing Requirements........................184
Index Pulse Timing Characteristics...........................189
Index Pulse Timing Requirements............................189
Operation During CPU Idle Mode ...............................81
Operation During CPU Sleep Mode............................81
Register Map...............................................................83
Timer Operation During CPU Idle Mode.....................82
Timer Operation During CPU Sleep Mode..................81
Quadrature Decoder Timing Requirements ......................188
Quadrature Encoder Interface (QEI) Module ......................79
Quadrature Encoder Interface Interrupts ............................82
Quadrature Encoder Interface Logic...................................80
T
Temperature and Voltage Specifications
AC............................................................................. 175
DC ............................................................................ 163
Timer1 Module.................................................................... 57
16-bit Asynchronous Counter Mode ........................... 57
16-bit Synchronous Counter Mode............................. 57
16-bit Timer Mode....................................................... 57
DS70119D-page 210
Preliminary
2004 Microchip Technology Inc.
dsPIC30F6010
Gate Operation ........................................................... 58
Interrupt....................................................................... 59
Operation During Sleep Mode .................................... 58
Prescaler..................................................................... 58
Real-Time Clock ......................................................... 59
RTC Interrupts .................................................... 59
RTC Oscillator Operation.................................... 59
Register Map............................................................... 60
Timer2 and Timer3 Selection Mode.................................... 76
Timer2/3 Module................................................................. 61
32-bit Synchronous Counter Mode ............................. 61
32-bit Timer Mode....................................................... 61
ADC Event Trigger...................................................... 64
Gate Operation ........................................................... 64
Interrupt....................................................................... 64
Operation During Sleep Mode .................................... 64
Register Map............................................................... 65
Timer Prescaler........................................................... 64
Timer4/5 Module................................................................. 67
Register Map............................................................... 69
TimerQ (QEI Module) External Clock Timing
Time-out Sequence on Power-up
(MCLR Tied to VDD) ................................................. 142
Timing Diagrams.See Timing Characteristics
Timing Requirements
A/D Conversion
10-Bit High-speed............................................. 204
Bandgap Start-up Time ............................................ 181
Brown-out Reset....................................................... 181
CAN Module I/O ....................................................... 199
CLKOUT and I/O ...................................................... 179
External Clock .......................................................... 176
2
I C Bus Data (Master Mode) .................................... 196
2
I C Bus Data (Slave Mode) ...................................... 198
Input Capture............................................................ 185
Motor Control PWM Module ..................................... 187
Oscillator Start-up Timer........................................... 181
Output Compare Module .......................................... 185
Power-up Timer........................................................ 181
QEI Module
External Clock .................................................. 184
Index Pulse....................................................... 189
Quadrature Decoder................................................. 188
Reset ........................................................................ 181
Simple OC/PWM Mode ............................................ 186
SPI Module
Characteristics .................................................................. 184
Timing Characteristics
A/D Conversion
10-Bit High-speed (CHPS = 01,
SIMSAM = 0, ASAM = 0, SSRC = 000)............ 202
10-Bit High-speed (CHPS = 01,
Master Mode (CKE = 0).................................... 190
Master Mode (CKE = 1).................................... 191
Slave Mode (CKE = 0)...................................... 192
Slave Mode (CKE = 1)...................................... 194
Type A Timer External Clock.................................... 182
Type B Timer External Clock.................................... 183
Type C Timer External Clock.................................... 183
Watchdog Timer ....................................................... 181
Timing Specifications
SIMSAM = 0, ASAM = 1,
SSRC = 111, SAMC = 00001).......................... 203
Bandgap Start-up Time............................................. 181
CAN Module I/O........................................................ 199
CLKOUT and I/O....................................................... 179
External Clock........................................................... 175
2
I C Bus Data
Master Mode..................................................... 195
Slave Mode....................................................... 197
PLL Clock ................................................................. 177
Trap Vectors ....................................................................... 40
2
I C Bus Start/Stop Bits
U
Master Mode..................................................... 195
Slave Mode....................................................... 197
Input Capture (CAPX)............................................... 185
Motor Control PWM Module...................................... 187
Motor Control PWM Module Falult............................ 187
OC/PWM Module...................................................... 186
Oscillator Start-up Timer........................................... 180
Output Compare Module........................................... 185
Power-up Timer ........................................................ 180
QEI Module Index Pulse ........................................... 189
Reset......................................................................... 180
SPI Module
UART
Address Detect Mode............................................... 111
Auto Baud Support ................................................... 112
Baud Rate Generator ............................................... 111
Enabling and Setting Up UART................................ 109
Disabling........................................................... 109
Enabling ........................................................... 109
Setting Up Data, Parity and Stop Bit
Selections......................................................... 109
Loopback Mode........................................................ 111
Module Overview...................................................... 107
Operation During CPU Sleep and Idle Modes.......... 112
Receiving Data ......................................................... 110
In 8-bit or 9-bit Data Mode................................ 110
Interrupt ............................................................ 110
Receive Buffer (UxRCB)................................... 110
Reception Error Handling ......................................... 110
Framing Error (FERR) ...................................... 111
Idle Status ........................................................ 111
Parity Error (PERR).......................................... 111
Receive Break .................................................. 111
Receive Buffer Overrun Error (OERR Bit)........ 110
Transmitting Data ..................................................... 109
In 8-bit Data Mode............................................ 109
In 9-bit Data Mode............................................ 109
Interrupt ............................................................ 110
Transmit Buffer (UxTXB) .................................. 109
Master Mode (CKE = 0).................................... 190
Master Mode (CKE = 1).................................... 191
Slave Mode (CKE = 0)...................................... 192
Slave Mode (CKE = 1)...................................... 193
TimerQ (QEI Module) External Clock ....................... 184
Type A, B and C Timer External Clock ..................... 182
Watchdog Timer........................................................ 180
Timing Diagrams
Center Aligned PWM .................................................. 89
Dead-Time .................................................................. 91
Edge Aligned PWM..................................................... 88
PWM Output ............................................................... 77
Time-out Sequence on Power-up
(MCLR Not Tied to VDD), Case 1.............................. 142
Time-out Sequence on Power-up
(MCLR Not Tied to VDD), Case 2.............................. 142
2004 Microchip Technology Inc.
Preliminary
DS70119D-page 211
dsPIC30F6010
UART1 Register Map................................................113
UART2 Register Map................................................113
Unit ID Locations...............................................................135
Universal Asynchronous Receiver Transmitter
Module (UART) .................................................................107
W
Wake-up from Sleep .........................................................135
Wake-up from Sleep and Idle..............................................41
Watchdog Timer
Timing Characteristics ..............................................180
Timing Requirements................................................181
Watchdog Timer (WDT) ............................................135, 145
Enabling and Disabling .............................................145
Operation ..................................................................145
WWW, On-Line Support........................................................4
DS70119D-page 212
Preliminary
2004 Microchip Technology Inc.
dsPIC30F6010
ON-LINE SUPPORT
SYSTEMS INFORMATION AND
UPGRADE HOT LINE
Microchip provides on-line support on the Microchip
World Wide Web site.
The Systems Information and Upgrade Line provides
system users a listing of the latest versions of all of
Microchip's development systems software products.
Plus, this line provides information on how customers
can receive the most current upgrade kits.The Hot Line
Numbers are:
The web site is used by Microchip as a means to make
files and information easily available to customers. To
view the site, the user must have access to the Internet
®
and a web browser, such as Netscape or Microsoft
®
Internet Explorer. Files are also available for FTP
download from our FTP site.
1-800-755-2345 for U.S. and most of Canada, and
1-480-792-7302 for the rest of the world.
Connecting to the Microchip Internet
Web Site
042003
The Microchip web site is available at the following
URL:
www.microchip.com
The file transfer site is available by using an FTP ser-
vice to connect to:
ftp://ftp.microchip.com
The web site and file transfer site provide a variety of
services. Users may download files for the latest
Development Tools, Data Sheets, Application Notes,
User's Guides, Articles and Sample Programs. A vari-
ety of Microchip specific business information is also
available, including listings of Microchip sales offices,
distributors and factory representatives. Other data
available for consideration is:
• Latest Microchip Press Releases
• Technical Support Section with Frequently Asked
Questions
• Design Tips
• Device Errata
• Job Postings
• Microchip Consultant Program Member Listing
• Links to other useful web sites related to
Microchip Products
• Conferences for products, Development Systems,
technical information and more
• Listing of seminars and events
2004 Microchip Technology Inc.
Preliminary
DS70119D-page 213
dsPIC30F6010
READER RESPONSE
It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip prod-
uct. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation
can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.
Please list the following information, and use this outline to provide us with your comments about this document.
To:
Technical Publications Manager
Reader Response
Total Pages Sent ________
RE:
From:
Name
Company
Address
City / State / ZIP / Country
Telephone: (_______) _________ - _________
FAX: (______) _________ - _________
Application (optional):
Would you like a reply?
Y
N
dsPIC30F6010
DS70119D
Literature Number:
Device:
Questions:
1. What are the best features of this document?
2. How does this document meet your hardware and software development needs?
3. Do you find the organization of this document easy to follow? If not, why?
4. What additions to the document do you think would enhance the structure and subject?
5. What deletions from the document could be made without affecting the overall usefulness?
6. Is there any incorrect or misleading information (what and where)?
7. How would you improve this document?
DS70119D-page 214
Preliminary
2004 Microchip Technology Inc.
dsPIC30F6010
PRODUCT IDENTIFICATION SYSTEM
To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.
dsPIC30F6010AT-30I/PF-000
Custom ID (3 digits) or
Engineering Sample (ES)
Trademark
Architecture
Package
PF = TQFP 14x14
Flash
S
= Die (Waffle Pack)
= Die (Wafers)
W
Memory Size in Bytes
0 = ROMless
1 = 1K to 6K
2 = 7K to 12K
3 = 13K to 24K
4 = 25K to 48K
5 = 49K to 96K
6 = 97K to 192K
7 = 193K to 384K
8 = 385K to 768K
9 = 769K and Up
Temperature
I = Industrial -40°C to +85°C
E = Extended High Temp -40°C to +125°C
Speed
20 = 20 MIPS
30 = 30 MIPS
Device ID
T = Tape and Reel
A,B,C… = Revision Level
Example:
dsPIC30F6010AT-30I/PF = 30 MIPS, Industrial temp., TQFP package, Rev. A
2004 Microchip Technology Inc.
Preliminary
DS70119D-page 215
WORLDWIDE SALES AND SERVICE
AMERICAS
ASIA/PACIFIC
ASIA/PACIFIC
EUROPE
Corporate Office
Australia - Sydney
Tel: 61-2-9868-6733
Fax: 61-2-9868-6755
India - Bangalore
Austria - Weis
2355 West Chandler Blvd.
Chandler, AZ 85224-6199
Tel: 480-792-7200
Tel: 91-80-2229-0061
Fax: 91-80-2229-0062
Tel: 43-7242-2244-399
Fax: 43-7242-2244-393
China - Beijing
Denmark - Ballerup
Tel: 45-4450-2828
Fax: 45-4485-2829
India - New Delhi
Fax: 480-792-7277
Technical Support:
Tel: 86-10-8528-2100
Fax: 86-10-8528-2104
Tel: 91-11-5160-8631
Fax: 91-11-5160-8632
http://support.microchip.com
Web Address:
China - Chengdu
France - Massy
Japan - Kanagawa
Tel: 81-45-471- 6166
Fax: 81-45-471-6122
Tel: 86-28-8676-6200
Fax: 86-28-8676-6599
Tel: 33-1-69-53-63-20
Fax: 33-1-69-30-90-79
www.microchip.com
Atlanta
China - Fuzhou
Germany - Ismaning
Tel: 49-89-627-144-0
Fax: 49-89-627-144-44
Korea - Seoul
Alpharetta, GA
Tel: 770-640-0034
Fax: 770-640-0307
Tel: 86-591-8750-3506
Fax: 86-591-8750-3521
Tel: 82-2-554-7200
Fax: 82-2-558-5932 or
82-2-558-5934
Italy - Milan
China - Hong Kong SAR
Tel: 852-2401-1200
Boston
Tel: 39-0331-742611
Fax: 39-0331-466781
Singapore
Westford, MA
Tel: 978-692-3848
Fax: 978-692-3821
Fax: 852-2401-3431
Tel: 65-6334-8870
Fax: 65-6334-8850
Netherlands - Drunen
Tel: 31-416-690399
Fax: 31-416-690340
China - Shanghai
Tel: 86-21-5407-5533
Fax: 86-21-5407-5066
China - Shenyang
Tel: 86-24-2334-2829
Fax: 86-24-2334-2393
Taiwan - Kaohsiung
Tel: 886-7-536-4818
Fax: 886-7-536-4803
Chicago
Itasca, IL
England - Berkshire
Tel: 44-118-921-5869
Fax: 44-118-921-5820
Tel: 630-285-0071
Fax: 630-285-0075
Taiwan - Taipei
Tel: 886-2-2500-6610
Fax: 886-2-2508-0102
Dallas
China - Shenzhen
Addison, TX
Tel: 86-755-8203-2660
Fax: 86-755-8203-1760
Tel: 972-818-7423
Fax: 972-818-2924
Taiwan - Hsinchu
Tel: 886-3-572-9526
Fax: 886-3-572-6459
China - Shunde
Detroit
Tel: 86-757-2839-5507
Fax: 86-757-2839-5571
Farmington Hills, MI
Tel: 248-538-2250
Fax: 248-538-2260
China - Qingdao
Tel: 86-532-502-7355
Fax: 86-532-502-7205
Kokomo
Kokomo, IN
Tel: 765-864-8360
Fax: 765-864-8387
Los Angeles
Mission Viejo, CA
Tel: 949-462-9523
Fax: 949-462-9608
San Jose
Mountain View, CA
Tel: 650-215-1444
Fax: 650-961-0286
Toronto
Mississauga, Ontario,
Canada
Tel: 905-673-0699
Fax: 905-673-6509
10/20/04
DS70119D-page 216
Preliminary
2004 Microchip Technology Inc.
相关型号:
©2020 ICPDF网 联系我们和版权申明