MC12011PDS [MOTOROLA]

Prescaler, ECL, PDIP16;
MC12011PDS
型号: MC12011PDS
厂家: MOTOROLA    MOTOROLA
描述:

Prescaler, ECL, PDIP16

预分频器
文件: 总15页 (文件大小:214K)
中文:  中文翻译
下载:  下载PDF数据表文档文件
Order this document by MC12009/D  
These devices are two–modulus prescalers which will divide by 5 and  
6, 8 and 9, and 10 and 11, respectively. A MECL–to–MTTL translator is  
provided to interface directly with the MC12014 Counter Control Logic. In  
addition, there is a buffered clock input and MECL bias voltage source.  
MECL PLL COMPONENTS  
DUAL MODULUS PRESCALER  
MC12009 480 MHz ( 5/6), MC12011 550 MHz ( 8/9), MC12013  
550 MHz ( 10/11)  
MECL to MTTL Translator on Chip  
MECL and MTTL Enable Inputs  
5.0 or –5.2 V Operation*  
SEMICONDUCTOR  
TECHNICAL DATA  
Buffered Clock Input — Series Input RC Typ, 20 Ohms and 4 pF  
V Reference Voltage  
BB  
310 Milliwatts (Typ)  
* When using a 5.0 V supply, apply 5.0 V to Pin 1 (V  
), Pin 6  
CCO  
16  
(MTTL V  
), Pin 16 (V  
), and ground Pin 8 (V ). When using  
CC  
–5.2 V supply, ground Pin 1 (V  
CC EE  
1
), Pin 6 (MTTL V  
), and  
CC  
CCO  
Pin 16 (V  
) and apply –5.2 V to Pin 8 (V ). If the translator is not  
CC  
EE  
P SUFFIX  
PLASTIC PACKAGE  
CASE 648  
required, Pin 6 may be left open to conserve dc power drain.  
PIN CONNECTIONS  
V
1
2
3
4
5
6
7
8
16  
15  
14  
13  
12  
11  
10  
9
V
CC  
Clock  
CCO  
Q
Q
V
BB  
MAXIMUM RATINGS  
( – )  
E1 MECL  
E2 MECL  
E3 MECL  
( + )  
Characteristic  
(Ratings above which device life may be impaired)  
Power Supply Voltage  
Symbol  
Rating  
Unit  
MTTL V  
CC  
E4 MECL  
E5 MECL  
MTTL Output  
V
EE  
–8.0  
Vdc  
Vdc  
V
EE  
(V = 0)  
CC  
Input Voltage  
(V = 0)  
V
0 to V  
(Top View)  
in  
O
EE  
CC  
Output Source Current  
Continuous  
I
mAdc  
50  
Surge  
100  
Storage Temperature Range  
T
stg  
–65 to +175  
°C  
(Recommended Maximum Ratings above which performance may be  
degraded)  
ORDERING INFORMATION  
Operating  
Operating Temperature Range  
MC12009, MC12011, MC12013  
T
A
–30 to +85  
°C  
Temperature Range  
Device  
Package  
DC Fan–Out (Note 1)  
(Gates and Flip–Flops)  
n
70  
MC12009P  
MC12011P  
MC12013P  
Plastic  
T
A
= – 35° to +85°C  
NOTES: 1. AC fan–out is limited by desired system performance.  
2. ESD data available upon request.  
Motorola, Inc. 1997  
Rev 2  
MC12009 MC12011 MC12013  
Figure 1. Logic Diagrams  
MC12009  
MTTL E5  
9
MECL  
to  
MTTL  
Trans–  
lator  
D
C
Q1  
Q1  
D
C
Q2  
Q2  
Q2  
D
C
Q3  
Q3  
MTTL E4 10  
MECL E3 11  
MECL E2 12  
MECL E1 13  
Recommended Circuitry  
For ac coupled Inputs.  
V
BB  
7
14  
15  
3
2
5
+
4
MTTL  
Out  
0.1 µF  
1000 pF  
Clock Input  
1 k  
Q3  
Q3  
MC12011  
MTTL E5  
9
Q4  
Toggle  
D
C
Q1  
D
C
D
C
Q3  
MECL  
to  
MTTL  
Trans–  
lator  
MTTL E4 10  
MECL E3 11  
MECL E2 12  
MECL E1 13  
Flip  
Flop  
C
Q4  
Recommended Circuitry  
For ac coupled Inputs.  
V
BB  
7
14  
15  
3
2
5
+
4
MTTL  
Out  
1 k  
0.1 µF  
1000 pF  
Clock Input  
Q4 Q4  
MC12013  
÷ 10 for one or all  
E1 thru E5 high  
÷ 11 for all  
E1 thru E5 low  
Tie unused gate inputs low.  
MTTL E5  
9
Q4  
Toggle  
Flip  
Flop  
Q4  
MECL  
to  
MTTL  
Trans–  
lator  
D
C
Q1  
D
D
C
Q3  
MTTL E4 10  
MECL E3 11  
MECL E2 12  
MECL E1 13  
C
C
Recommended Circuitry  
For ac coupled Inputs.  
V
BB  
Pull–down resistors required on  
Pins 2, 3 when not connected  
to translator.  
7
14  
15  
3
2
5
+
4
MTTL  
Out  
0.1 µF  
1 k  
1000 pF  
Clock Input  
Q4 Q4  
Basic IC Capability: ÷ 10/11  
Figure 2. Typical Frequency Synthesizer Application  
Phase Detector  
MC4044  
Voltage–Controlled  
Oscillator MC1648  
f
f
Low–Pass Filter  
ref  
out  
Modulus Enable Line  
MC12009  
MC12011  
MC12013  
Counter Control Logic  
MC12014  
Zero Detect Line  
f
out  
N
Programmable  
A Programmable  
Counter MC4016  
p
Counter MC4016  
Counter Reset Line  
2
MOTOROLA RF/IF DEVICE DATA  
MC12009 MC12011 MC12013  
ELECTRICAL CHARACTERISTICS (Supply Voltage = –5.2 V, unless otherwise noted.)  
Test Limits  
Pin  
Under  
–30°C  
+25°C  
+85°C  
Characteristic  
Symbol  
Test  
Unit  
mAdc  
mAdc  
µAdc  
Min  
Max  
Min  
Max  
Min  
Max  
I
8
6
–88  
–80  
–80  
Power Supply Drain Current  
CC1  
I
5.2  
5.2  
5.2  
CC2  
inH1  
Input Current  
I
15  
11  
12  
13  
375  
375  
375  
375  
250  
250  
250  
250  
250  
250  
250  
250  
I
4
5
1.7  
1.7  
6.0  
6.0  
2.0  
2.0  
6.0  
6.0  
2.0  
2.0  
6.4  
6.4  
mAdc  
inH2  
I
I
5
0.7  
3.0  
1.0  
3.0  
1.0  
3.6  
inH3  
9
10  
100  
100  
100  
100  
100  
100  
µAdc  
µAdc  
inH4  
Leakage Current  
I
15  
11  
12  
13  
–10  
–10  
–10  
–10  
–10  
–10  
–10  
–10  
–10  
–10  
–10  
–10  
inL1  
I
9
10  
–1.6  
–1.6  
–1.6  
–1.6  
–1.6  
–1.6  
mAdc  
inL2  
Reference Voltage  
V
14  
–1.360  
–1.160  
Vdc  
Vdc  
BB  
Logic ‘1’ Output Voltage  
V
OH1  
2
3
–1.100  
–1.100  
–0.890  
–0.890  
–1.000  
–1.000  
–0.810  
–0.810  
–0.930  
–0.930  
–0.700  
–0.700  
(Note 1)  
V
OH2  
7
–2.8  
–2.6  
–2.4  
Logic ‘0’ Output Voltage  
V
2
3
–1.990  
–1.990  
–1.675  
–1.675  
–1.950  
–1.950  
–1.650  
–1.650  
–1.925  
–1.925  
–1.615  
–1.615  
Vdc  
OL1  
(Note 1)  
V
OL2  
7
–4.26  
–4.40  
–4.48  
Logic ‘1’ Threshold Voltage  
Logic ‘0’ Threshold Voltage  
Short Circuit Current  
V
2
3
–1.120  
–1.120  
–1.020  
–1.020  
–0.950  
–0.950  
Vdc  
Vdc  
OHA  
(Note 2)  
V
2
3
–1.655  
–1.655  
–1.630  
–1.630  
–1.595  
–1.595  
OLA  
(Note 3)  
I
7
–65  
–20  
–65  
–20  
–65  
–20  
mAdc  
OS  
1. Test outputs of the device must be tested by sequencing through the truth table. All input, power supply and  
ground voltages must be maintained between tests. The clock input is the waveform shown.  
2. In addition to meeting the output levels specified, the device must divide by 5, 8 or 10 during this test. The clock  
input is the waveform shown.  
Clock Input  
V
IHmax  
V
ILmin  
3. In addition to meeting the output levels specified, the device must divide by 6, 9 or 11 during this test. The clock  
input is the waveform shown.  
Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been  
established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained.  
Outputs are terminated through a 50 resistor to –2.0 V. Test procedures are shown for only one gate. The other gates are tested in the same  
manner.  
3
MOTOROLA RF/IF DEVICE DATA  
MC12009 MC12011 MC12013  
ELECTRICAL CHARACTERISTICS (Supply Voltage = –5.2 V, unless otherwise noted.) (continued)  
TEST VOLTAGE/CURRENT VALUES  
Volts  
@ Test Temperature  
–30°C  
V
V
V
V
V
V
ILH  
IHmax  
ILmin  
IHAmin  
ILAmax  
IH  
–0.890  
–0.810  
–0.700  
–1.990  
–1.950  
–1.925  
–1.205  
–1.105  
–1.035  
–1.500  
–1.475  
–1.440  
–2.8  
–2.8  
–2.8  
–4.7  
–4.7  
–4.7  
+25°C  
+85°C  
Pin  
Under  
TEST VOLTAGE APPLIED TO PINS LISTED BELOW  
Characteristic  
Symbol  
Test  
Gnd  
1,16  
6
V
V
V
V
V
IH  
V
IL  
IHmax  
ILmin  
IHAmin  
ILAmax  
Power Supply Drain Current  
I
I
8
6
CC1  
CC2  
inH1  
4
5
Input Current  
I
15  
11  
12  
13  
15  
11  
12  
13  
1,16  
1,16  
1,16  
1,16  
I
4
5
5
5
4
4
6
6
inH2  
I
I
5
4
5
6
inH3  
9
10  
9
10  
1,16  
1,16  
inH4  
Leakage Current  
I
15  
11  
12  
13  
1,16  
1,16  
1,16  
1,16  
inL1  
I
9
10  
9
10  
1,16  
1,16  
inL2  
Reference Voltage  
V
BB  
14  
1,16  
Logic ‘1’ Output Voltage  
V
2
3
11,12,13  
11,12,13  
9,10  
9,10  
1,16  
1,16  
OH1  
(Note 1.)  
V
7
5
4
4
6
OH2  
Logic ‘0’ Output Voltage  
V
2
3
11,12,13  
11,12,13  
9,10  
9,10  
1,16  
1,16  
OL1  
(Note 1.)  
V
7
5
6
OL2  
Logic ‘1’ Threshold Voltage  
Logic ‘0’ Threshold Voltage  
Short Circuit Current  
V
2
3
11,12,13  
11,12,13  
1,16  
1,16  
OHA  
(Note 2.)  
V
2
3
11,12,13  
11,12,13  
1,16  
1,16  
OLA  
(Note 3.)  
I
7
5
4
7
6
OS  
1. Test outputs of the device must be tested by sequencing through the truth table. All input, power supply and  
ground voltages must be maintained between tests. The clock input is the waveform shown.  
2. In addition to meeting the output levels specified, the device must divide by 5, 8 or 10 during this test. The clock  
input is the waveform shown.  
Clock Input  
V
V
IHmax  
ILmin  
3. In addition to meeting the output levels specified, the device must divide by 6, 9 or 11 during this test. The clock  
input is the waveform shown.  
4
MOTOROLA RF/IF DEVICE DATA  
MC12009 MC12011 MC12013  
ELECTRICAL CHARACTERISTICS (Supply Voltage = –5.2 V, unless otherwise noted.) (continued)  
TEST VOLTAGE/CURRENT VALUES  
Volts mA  
@ Test Temperature  
–30°C  
V
V
V
I
I
I
OH  
IHT  
ILT  
EE  
L
OL  
–3.2  
–3.2  
–3.2  
–4.4  
–4.4  
–4.4  
–5.2  
–5.2  
–5.2  
–0.25  
–0.25  
–0.25  
16  
–0.40  
–0.40  
–0.40  
+25°C  
16  
16  
+85°C  
Pin  
Under  
TEST VOLTAGE APPLIED TO PINS LISTED BELOW  
Characteristic  
Symbol  
Test  
Gnd  
1,16  
6
V
V
ILT  
V
I
L
I
I
OH  
IHT  
EE  
OL  
Power Supply Drain Current  
I
I
8
6
8
CC1  
CC2  
inH1  
8
Input Current  
I
15  
11  
12  
13  
8
8
8
8
1,16  
1,16  
1,16  
1,16  
9,10  
9,10  
9,10  
I
4
5
8
8
6
6
inH2  
I
I
5
8
6
inH3  
9
10  
8
8
1,16  
1,16  
inH4  
Leakage Current  
I
15  
11  
12  
13  
8,15  
8,11  
8,12  
8,13  
1,16  
1,16  
1,16  
1,16  
inL1  
I
9
10  
8
8
1,16  
1,16  
inL2  
Reference Voltage  
V
BB  
14  
8
14  
1,16  
Logic ‘1’ Output Voltage  
V
2
3
8
8
1,16  
1,16  
OH1  
(Note 1.)  
V
OH2  
7
8
7
6
Logic ‘0’ Output Voltage  
V
2
3
8
8
1,16  
1,16  
OL1  
(Note 1.)  
V
OL2  
7
8
7
6
Logic ‘1’ Threshold Voltage  
Logic ‘0’ Threshold Voltage  
Short Circuit Current  
V
2
3
9,10  
9,10  
8
8
1,16  
1,16  
OHA  
(Note 2.)  
V
2
3
9,10  
9,10  
8
8
1,16  
1,16  
OLA  
(Note 3.)  
I
7
8
6
OS  
1. Test outputs of the device must be tested by sequencing through the truth table. All input, power supply and  
ground voltages must be maintained between tests. The clock input is the waveform shown.  
2. In addition to meeting the output levels specified, the device must divide by 5, 8 or 10 during this test. The clock  
input is the waveform shown.  
Clock Input  
V
V
IHmax  
ILmin  
3. In addition to meeting the output levels specified, the device must divide by 6, 9 or 11 during this test. The clock  
input is the waveform shown.  
5
MOTOROLA RF/IF DEVICE DATA  
MC12009 MC12011 MC12013  
ELECTRICAL CHARACTERISTICS (Supply Voltage = 5.0 V, unless otherwise noted.)  
Test Limits  
Pin  
Under  
–30°C  
+25°C  
+85°C  
Characteristic  
Symbol  
Test  
Unit  
mAdc  
mAdc  
µAdc  
Min  
Max  
Min  
Max  
Min  
Max  
I
8
6
–88  
–80  
–80  
Power Supply Drain Current  
CC1  
I
5.2  
5.2  
5.2  
CC2  
inH1  
Input Current  
I
15  
11  
12  
13  
375  
375  
375  
375  
250  
250  
250  
250  
250  
250  
250  
250  
I
4
5
1.7  
1.7  
6.0  
6.0  
2.0  
2.0  
6.0  
6.0  
2.0  
2.0  
6.4  
6.4  
mAdc  
inH2  
I
I
5
0.7  
3.0  
1.0  
3.0  
1.0  
3.6  
inH3  
9
10  
100  
100  
100  
100  
100  
100  
µAdc  
µAdc  
inH4  
Leakage Current  
I
15  
11  
12  
13  
–10  
–10  
–10  
–10  
–10  
–10  
–10  
–10  
–10  
–10  
–10  
–10  
inL1  
I
9
10  
–1.6  
–1.6  
–1.6  
–1.6  
–1.6  
–1.6  
mAdc  
inL2  
Reference Voltage  
V
14  
3.67  
3.87  
Vdc  
Vdc  
BB  
Logic ‘1’ Output Voltage  
V
OH1  
2
3
3.900  
3.900  
4.110  
4.110  
4.000  
4.000  
4.190  
4.190  
4.070  
4.070  
4.300  
4.300  
(Note 4.)  
V
OH2  
7
2.4  
2.6  
2.8  
Logic ‘0’ Output Voltage  
V
2
3
3.070  
3.070  
3.385  
3.385  
3.110  
3.110  
3.410  
3.410  
3.135  
3.135  
3.445  
3.445  
Vdc  
OL1  
(Note 4.)  
V
OL2  
7
0.94  
0.80  
0.72  
Logic ‘1’ Threshold Voltage  
Logic ‘0’ Threshold Voltage  
Short Circuit Current  
V
2
3
3.880  
3.880  
3.980  
3.980  
4.050  
4.050  
Vdc  
Vdc  
OHA  
(Note 5.)  
V
2
3
3.405  
3.405  
3.430  
3.430  
3.465  
3.465  
OLA  
(Note 6.)  
I
7
–65  
–20  
–65  
–20  
–65  
–20  
mAdc  
OS  
4. Test outputs of the device must be tested by sequencing through the truth table. All input, power supply and  
ground voltages must be maintained between tests. The clock input is the waveform shown.  
5. In addition to meeting the output levels specified, the device must divide by 5, 8 or 10 during this test. The clock  
input is the waveform shown.  
Clock Input  
V
IHmax  
V
ILmin  
6. In addition to meeting the output levels specified, the device must divide by 6, 9 or 11 during this test. The clock  
input is the waveform shown.  
Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been  
established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained.  
Outputs are terminated through a 50 resistor to –2.0 V. Test procedures are shown for only one gate. The other gates are tested in the same  
manner.  
6
MOTOROLA RF/IF DEVICE DATA  
MC12009 MC12011 MC12013  
ELECTRICAL CHARACTERISTICS (Supply Voltage = 5.0 V, unless otherwise noted.) (continued)  
TEST VOLTAGE/CURRENT VALUES  
Volts  
@ Test Temperature  
–30°C  
V
V
V
V
V
V
ILH  
IHmax  
ILmin  
IHAmin  
ILAmax  
IH  
+4.110  
+4.190  
+4.300  
+3.070  
+3.110  
+3.135  
+3.795  
+3.895  
+3.965  
+3.500  
+3.525  
+3.560  
+2.4  
+2.4  
+2.4  
+0.5  
+0.5  
+0.5  
+25°C  
+85°C  
Pin  
Under  
TEST VOLTAGE APPLIED TO PINS LISTED BELOW  
(V  
Gnd  
)
EE  
Characteristic  
Symbol  
Test  
V
V
ILmin  
V
V
V
IH  
V
IL  
IHmax  
IHAmin  
ILAmax  
Power Supply Drain Current  
I
I
8
6
8
8
CC1  
CC2  
inH1  
4
5
Input Current  
I
15  
11  
12  
13  
15  
11  
12  
13  
8
8
8
8
I
4
5
5
5
4
4
8
8
inH2  
I
I
5
4
5
8
inH3  
9
10  
9
10  
8
8
inH4  
Leakage Current  
I
15  
11  
12  
13  
8,15  
8,11  
8,12  
8,13  
inL1  
I
9
10  
9
10  
8
8
inL2  
Reference Voltage  
V
BB  
14  
8
Logic ‘1’ Output Voltage  
V
2
3
11,12,13  
11,12,13  
9,10  
9,10  
8
8
OH1  
(Note 4.)  
V
7
5
4
4
8
OH2  
Logic ‘0’ Output Voltage  
V
2
3
11,12,13  
11,12,13  
9,10  
9,10  
8
8
OL1  
(Note 4.)  
V
7
5
8
OL2  
Logic ‘1’ Threshold Voltage  
Logic ‘0’ Threshold Voltage  
Short Circuit Current  
V
2
3
11,12,13  
11,12,13  
8
8
OHA  
(Note 5.)  
V
2
3
11,12,13  
11,12,13  
8
8
OLA  
(Note 6.)  
I
7
5
4
7
8
OS  
4. Test outputs of the device must be tested by sequencing through the truth table. All input, power supply and  
ground voltages must be maintained between tests. The clock input is the waveform shown.  
5. In addition to meeting the output levels specified, the device must divide by 5, 8 or 10 during this test. The clock  
input is the waveform shown.  
Clock Input  
V
V
IHmax  
ILmin  
6. In addition to meeting the output levels specified, the device must divide by 6, 9 or 11 during this test. The clock  
input is the waveform shown.  
7
MOTOROLA RF/IF DEVICE DATA  
MC12009 MC12011 MC12013  
ELECTRICAL CHARACTERISTICS (Supply Voltage = 5.0 V, unless otherwise noted.) (continued)  
TEST VOLTAGE/CURRENT VALUES  
Volts mA  
@ Test Temperature  
–30°C  
V
V
V
I
I
I
OH  
IHT  
ILT  
CC  
L
OL  
+2.0  
+2.0  
+2.0  
+0.8  
+0.8  
+0.8  
+5.0  
+5.0  
+5.0  
–0.25  
–0.25  
–0.25  
16  
–0.40  
–0.40  
–0.40  
+25°C  
16  
16  
+85°C  
Pin  
Under  
Test  
TEST VOLTAGE APPLIED TO PINS LISTED BELOW  
V
(V  
Gnd  
)
EE  
Characteristic  
Symbol  
V
IHT  
V
ILT  
I
L
I
I
CC  
OL  
OH  
Power Supply Drain Current  
I
I
8
6
1,16  
8
8
CC1  
CC2  
inH1  
6
Input Current  
I
15  
11  
12  
13  
1,16  
1,16  
1,16  
1,16  
8
8
8
8
9,10  
9,10  
9,10  
I
4
5
6
6
8
8
inH2  
I
I
5
6
8
inH3  
9
10  
1,16  
1,16  
8
8
inH4  
Leakage Current  
I
15  
11  
12  
13  
1,16  
1,16  
1,16  
1,16  
8,15  
8,11  
8,12  
8,13  
inL1  
I
9
10  
1,16  
1,16  
8
8
inL2  
Reference Voltage  
V
BB  
14  
1,16  
14  
8
Logic ‘1’ Output Voltage  
V
2
3
1,16  
1,16  
8
8
OH1  
(Note 4.)  
V
OH2  
7
6
7
8
Logic ‘0’ Output Voltage  
V
2
3
1,16  
1,16  
8
8
OL1  
(Note 4.)  
V
OL2  
7
6
7
8
Logic ‘1’ Threshold Voltage  
Logic ‘0’ Threshold Voltage  
Short Circuit Current  
V
2
3
9,10  
9,10  
1,16  
1,16  
8
8
OHA  
(Note 5.)  
V
2
3
9,10  
9,10  
1,16  
1,16  
8
8
OLA  
(Note 6.)  
I
7
6
8
OS  
4. Test outputs of the device must be tested by sequencing through the truth table. All input, power supply and  
ground voltages must be maintained between tests. The clock input is the waveform shown.  
5. In addition to meeting the output levels specified, the device must divide by 5, 8 or 10 during this test. The clock  
input is the waveform shown.  
Clock Input  
V
V
IHmax  
ILmin  
6. In addition to meeting the output levels specified, the device must divide by 6, 9 or 11 during this test. The clock  
input is the waveform shown.  
8
MOTOROLA RF/IF DEVICE DATA  
MC12009 MC12011 MC12013  
SWITCHING CHARACTERISTICS  
MC12009, MC12011, MC12013  
TEST VOLTAGES/WAVEFORMS APPLIED TO PINS LISTED BELOW:  
Pin  
Under  
Test  
–30°C  
+25°C  
+85°C  
Pulse  
Gen.1  
Pulse  
Gen.2  
Pulse  
Gen.3  
V
V
V
V
V
CC  
+2.0  
IHmin  
ILmin  
F
EE  
Characteristic  
Symbol  
Min  
Typ  
Max  
Min  
Typ  
Max  
Min  
Typ  
Max  
Unit  
–3.0 V  
–3.0 V  
Propagation Delay  
(See Figures 3 and 5)  
t
t
t
t
2
2
7
7
8.1  
7.5  
8.4  
6.5  
8.1  
7.5  
8.1  
6.5  
8.9  
8 2  
8.9  
7.1  
ns  
15  
15  
A
11,12,13  
11,12,13  
9,10  
9,10  
8
8
8
8
1,6,16  
1,6,16  
1,6,16  
1,6,16  
15+ 2+  
15+ 2–  
5+ 7+  
A
5– 7–  
Setup Time  
(See Figures 4 and 5)  
t
t
11  
9
5.0  
5.0  
5.0  
5.0  
5.0  
5.0  
ns  
ns  
15  
15  
*
*
*
9,10  
*
8
8
1,6,16  
1,6,16  
setup1  
setup2  
11,12,13  
Release Time  
(See Figures 4 and 5)  
t
t
11  
9
5.0  
5.0  
5.0  
5.0  
5.0  
5.0  
ns  
ns  
15  
15  
*
*
*
9.10  
*
8
8
1,6,16  
1,6,16  
rel1  
rel2  
11,12,13  
Toggle Frequency  
(See Figure 6)  
f
2
MHz  
max  
MC12009 : 5/6  
MC12011 : 8/9  
MC12013 : 10/11  
440  
500  
500  
480  
550  
550  
440  
500  
500  
11  
11  
11  
8
8
8
16  
16  
16  
*Test inputs sequentially, with Pulse Generator 2 or 3 as indicated connected to input under test, and the voltage indicated applied to the other input(s) of the same type ( i.e., MECL or MTTL).  
–30°C  
+ 1.03  
+ 0.175  
+ 25°C  
+ 1.115  
+ 0.200  
+ 85°C  
+ 1.20  
V
Vdc  
Vdc  
IHmin  
V
+ 0.235  
ILmin  
Figure 3. AC Voltage Waveforms  
Pulse  
Generator  
1
V
V
80%  
IHmin  
50%  
20%  
ILmin  
t + +  
Q (Pin 2)  
Q (Pin 3)  
50%  
50%  
t+ –  
+ In  
50%  
t + +  
t – –  
MTTL  
Out  
–1.5 V  
Figure 4. Setup and Release Time Waveforms  
V
V
IHmin  
IHmin  
80%  
Pulse  
Generator  
Pulse  
Generator  
1
Pulse  
Generator  
2
Pulse  
Generator  
3
80%  
20%  
50%  
t
50  
%
20%  
V
V
V
V
ILmin  
IHmin  
ILmin  
IHmin  
rel1  
80%  
20%  
t
1
setup1  
80%  
50%  
Pulse  
50%  
V
0 V  
20%  
10%  
Generator  
V
0 V  
ILmin  
ILmin  
t
rel2  
t
setup2  
2
Pulse  
Generator  
3
90%  
90%  
10%  
V
V
EE  
EE  
+1.5 V  
–1.5 V  
Q (Pin 2)  
Q (Pin 2)  
Divide by 5 — MC12009  
Divide by 8 — MC12011  
Divide by 10 — MC12013  
Divide by 6 — MC12009  
Divide by 9 — MC12011  
Divide by 11 — MC12013  
9
MOTOROLA RF/IF DEVICE DATA  
MC12009 MC12011 MC12013  
Figure 5. AC Test Circuit  
V
(Scope Channel B)  
V
out  
V
= +2.0 V  
in  
CC  
6
V
0.1 µF  
25  
µF  
out  
1
16  
50  
Pulse  
Generator  
#1  
100  
V
in  
13  
E1  
E2  
E3  
E4  
E5  
C
2
3
Q
Q
12  
11  
10  
9
50  
Pulse  
Generator  
#2  
V
out  
100  
V
in  
15  
14  
5
V
BB  
950  
50  
1950  
+
MECL  
to  
MTTL  
Trans–  
lator  
Pulse  
Generator  
#3  
7
4
8
0.1 µF  
C
T
V
in  
V
= –3.0 V  
EE  
(Scope Channel A)  
MC10109 or equiv.  
A
50  
All Pulse Generators are EH 137 or equiv.  
Pulse Generators 1 and 2:  
PRF = 10 MHz  
PW = 50% Duty Cycle  
t + = t – = 2.0 ± 0.2 ns  
V
= –3.0 V  
EE  
All resistors are + 1%.  
All input and output cables to the scope are equal lengths of 50–ohm coaxial cable.  
The 1950–ohm resistor at Pin 7 and the scope termination impedance constitute a 40 :1 attenuator probe.  
= 15 pF = total parasitic capacitance which includes probe, wiring, and load capacitance.  
Pulse Generator 3:  
PRF = 2.0 MHz  
C
T
Unused output connected to a 50–ohm resistor to ground.  
PW = 50% Duty Cycle  
t + = t – = 5.0 ± 0.5 ns  
10  
MOTOROLA RF/IF DEVICE DATA  
MC12009 MC12011 MC12013  
Figure 6. Maximum Frequency Test Circuit  
V
V
= +2.0 V  
out  
CC  
to  
Scope  
0.1  
µ
F
5.0  
2
µF  
1
16  
13  
E1  
V
in  
12  
11  
Q
Q
V
E2  
E3  
(To Scope)  
EE  
10  
9
E4  
E5  
3
0.1 µF  
15  
Sine Wave  
Input  
C
1 k  
14  
V
BB  
0.1  
µF  
8
0.1 µF  
V
= –3.0 V  
EE  
Unused output connected to a 50 resistor to ground  
DIVIDE BY 6  
800 mV  
Clock  
Input  
850 mV typ  
3 Cycles  
3 Cycles  
Q (Pin 2)  
DIVIDE BY 9  
800 mV  
Clock  
Input  
850 mV typ  
5 Cycles  
4 Cycles  
Q (Pin 2)  
DIVIDE BY 11  
800 mV  
Clock  
Input  
850 mV typ  
6 Cycles  
5 Cycles  
Q (Pin 2)  
11  
MOTOROLA RF/IF DEVICE DATA  
MC12009 MC12011 MC12013  
Figure 7. State Diagram  
DIVIDE BY 5/6 (MC12009/MC12509)  
Q1  
1
Q2  
1
Q3  
1
111  
011  
100  
001  
000  
010  
101  
0
1
1
0
0
1
Enable = 0  
Enable = 1  
0
0
0
1
0
0
1
1
0
110  
Enable = 1  
DIVIDE BY 8/9 (MC12011)  
0101  
0010  
0110  
1000  
1100  
0111  
1010  
1111  
Q1  
Q2  
1
Q3  
1
Q4  
1
1
0
0
1
1
0
0
1
1
1
1
1
1110  
0000  
0001  
0
1
1
0
0
1
1
0
1
Enable = 0  
Enable = 1  
1
1
0
0
1
0
0
0
0
1
0
0
1101  
1001  
0011  
Enable = 1.  
1011  
0100  
DIVIDE BY 10/11 (MC12013)  
1110  
Q1  
1
Q2  
1
Q3  
1
Q4  
1
0110  
1101  
0
1
1
1
0
0
1
1
1001  
0001  
0011  
0101  
0010  
0000  
1000  
0
0
0
1
1
0
0
1
1
1
0
1
Enable = 0  
Enable = 1  
1011  
1010  
0
1
1
0
0
0
1
0
0100  
0
0
0
0
1
0
0
0
1
1
0
0
NOTES:  
0111  
1100  
Enable = 1.  
The State of the Enable is important only for the positive  
Clock Transition when the counter is in state 1100.  
1111  
12  
MOTOROLA RF/IF DEVICE DATA  
MC12009 MC12011 MC12013  
APPLICATIONS INFORMATION  
The primary application of these devices is as a  
of the five gate inputs E1 through E5 are high. Division by  
6, 9, or 11 occurs when all inputs E1 through E5 are low.  
(Unconnected MTTL inputs are normally high, uncon-  
nected MECL inputs are normally low). With the addition  
of extra parts, many different division configurations may  
be obtained (20/21, 40/41, 50/51, 100/101, etc.) A few of  
the many configurations are shown below, only for the  
MC12013.  
high–speed variable modulus prescaler in the divide by N  
section of a phase–locked loop synthesizer used as the  
local oscillator of two–way radios.  
Proper VHF termination techniques should be followed  
when the clock is separated from the prescaler by any  
appreciable distance.  
In their basic form, these devices will divide by 5/6, 8/9,  
or 10/11. Division by 5, 8, or 10 occurs when any one or all  
Figure 8. Divide By 10/11 (MC12013)  
Q1  
1
Q2  
1
Q3  
1
Q4  
1
13  
12  
11  
E1  
2
3
0
1
1
1
Q4  
Q4  
E2  
E3  
0
0
1
1
0
0
0
1
1
0
0
1
10  
9
E4  
E5  
C
1
1
0
1
Enable = 0  
Enable = 1  
0
1
1
0
0
0
1
0
15  
0
0
0
0
1
0
0
0
5
4
+
MECL  
to  
MTTL  
Trans–  
lator  
1
1
0
0
7
13  
MOTOROLA RF/IF DEVICE DATA  
MC12009 MC12011 MC12013  
Figure 9. Divide By 20/21 (MC12013)  
COUNT  
31  
30  
28  
24  
25  
27  
22  
20  
16  
17  
19  
14  
12  
8
Q1  
1
0
0
0
1
1
0
0
0
1
1
0
0
0
1
1
0
0
0
1
1
Q2  
1
1
0
0
0
1
1
0
0
0
1
1
0
0
0
1
1
0
0
0
1
Q3  
1
1
1
0
0
0
1
1
0
0
0
1
1
0
0
0
1
1
0
0
0
Q4  
1
1
1
1
1
1
0
0
0
0
0
1
1
1
1
1
0
0
0
0
0
Q4  
1
1
1
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
0
13  
12  
11  
E1  
2
3
Q4  
Q4  
E2  
E3  
10  
9
E4  
E5  
C
15  
5
E2 + E3 + E4 + E5 = 0  
E2 + E3 + E4 + E5 = 1  
+
MECL  
to  
MTTL  
Trans–  
lator  
9
7
4
11  
6
4
0
Q5  
D
C
Q
Q
1
3
To obtain an MTTL output, connect Pins 5 and 4 to Pins 2 and 3 respectively. Termination  
resistors for the MECL outputs are not shown, but are required except for the flip–flop driving  
the translator section.  
1/2 MC10131  
The 20/21 counter may also be built using an MTTL flip–flop by connecting Pins 5 and  
4 to Pins 2 and 3 respectively, and driving the MTTL flip–flop with Pin 7. MC12013 inputs  
E4 and E5 are used rather than E1. With E1 + E2 + E3 = 0, operation remains as shown.  
Figure 10. Divide By 40/41 (MC12013)  
13  
For  
For  
40 : E4 + E5 = 1  
41 : E4 + E5 = 0  
E1  
E2  
2
3
12  
11  
Q4  
D
C
Q
Q
E3  
E4  
10  
9
E5  
C
D
C
Q
Q
Q4  
15  
5
4
+
MECL  
to  
MTTL  
Trans–  
lator  
Termination resistors for MECL  
outputs are not shown, but are  
required except for the flip–flop  
driving the translator section.  
MC10131  
7
14  
MOTOROLA RF/IF DEVICE DATA  
MC12009 MC12011 MC12013  
OUTLINE DIMENSIONS  
P SUFFIX  
PLASTIC PACKAGE  
CASE 648–08  
ISSUE R  
NOTES:  
–A–  
1. DIMENSIONING AND TOLERANCING PER ANSI  
Y14.5M, 1982.  
2. CONTROLLING DIMENSION: INCH.  
3. DIMENSION L TO CENTER OF LEADS WHEN  
FORMED PARALLEL.  
4. DIMENSION B DOES NOT INCLUDE MOLD FLASH.  
5. ROUNDED CORNERS OPTIONAL.  
16  
1
9
8
B
S
INCHES  
MILLIMETERS  
DIM  
A
B
C
D
F
MIN  
MAX  
0.770  
0.270  
0.175  
0.021  
0.70  
MIN  
18.80  
6.35  
3.69  
0.39  
1.02  
MAX  
19.55  
6.85  
4.44  
0.53  
1.77  
F
0.740  
0.250  
0.145  
0.015  
0.040  
C
L
SEATING  
–T–  
G
H
J
K
L
0.100 BSC  
0.050 BSC  
2.54 BSC  
1.27 BSC  
PLANE  
K
M
0.008  
0.015  
0.130  
0.305  
10  
0.21  
0.38  
3.30  
7.74  
10  
H
J
0.110  
0.295  
0
2.80  
7.50  
0
G
D 16 PL  
0.25 (0.010)  
M
S
0.020  
0.040  
0.51  
1.01  
M
M
T
A
Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding  
the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and  
specificallydisclaims any and all liability, including without limitation consequential or incidental damages. “Typical” parameters which may be provided in Motorola  
datasheetsand/orspecificationscananddovaryindifferentapplicationsandactualperformancemayvaryovertime. Alloperatingparameters,includingTypicals”  
must be validated for each customer application by customer’s technical experts. Motorola does not convey any license under its patent rights nor the rights of  
others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other  
applicationsintended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury  
ordeathmayoccur. ShouldBuyerpurchaseoruseMotorolaproductsforanysuchunintendedorunauthorizedapplication,BuyershallindemnifyandholdMotorola  
and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees  
arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that  
Motorola was negligent regarding the design or manufacture of the part. Motorola and  
Opportunity/Affirmative Action Employer.  
are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal  
Mfax is a trademark of Motorola, Inc.  
How to reach us:  
USA/EUROPE/Locations Not Listed: Motorola Literature Distribution;  
JAPAN: Nippon Motorola Ltd.: SPD, Strategic Planning Office, 141,  
P.O. Box 5405, Denver, Colorado 80217. 1–303–675–2140 or 1–800–441–2447 4–32–1 Nishi–Gotanda, Shagawa–ku, Tokyo, Japan. 03–5487–8488  
Customer Focus Center: 1–800–521–6274  
Mfax : RMFAX0@email.sps.mot.com – TOUCHTONE 1–602–244–6609  
ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park,  
Motorola Fax Back System  
– US & Canada ONLY 1–800–774–1848 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852–26629298  
– http://sps.motorola.com/mfax/  
HOME PAGE: http://motorola.com/sps/  
12009/D  

相关型号:

MC12013

MECL PLL COMPONENTS DUAL MODULUS PRESCALER
MOTOROLA

MC12013D

MC12 SERIES, PRESCALER, PDSO16, PLASTIC, SO-16
MOTOROLA

MC12013DEBS

Prescaler, ECL, CDIP16
MOTOROLA

MC12013DR2

MC12 SERIES, PRESCALER, PDSO16, PLASTIC, SO-16
MOTOROLA

MC12013FN

暂无描述
MOTOROLA

MC12013L

ECL SERIES, PRESCALER, CDIP16, 620-10
MOTOROLA

MC12013LD

Prescaler, ECL, CDIP16
MOTOROLA

MC12013LDS

暂无描述
MOTOROLA

MC12013P

MECL PLL COMPONENTS DUAL MODULUS PRESCALER
MOTOROLA

MC12013PD

Prescaler, ECL, PDIP16
MOTOROLA

MC12013PDS

Prescaler, ECL, PDIP16
MOTOROLA

MC12014

Counter Control Logic
MOTOROLA