MC74F112J [MOTOROLA]

DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP; 双JK负边沿触发触发器
MC74F112J
型号: MC74F112J
厂家: MOTOROLA    MOTOROLA
描述:

DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP
双JK负边沿触发触发器

触发器
文件: 总3页 (文件大小:71K)
中文:  中文翻译
下载:  下载PDF数据表文档文件
MC74F112  
DUAL JK NEGATIVE  
EDGE-TRIGGERED FLIP-FLOP  
The MC74F112 contains two independent, high-speed JK flip-flops with Di-  
rect Set and Clear inputs. Synchronous state changes are initiated by the fal-  
ling edge of the clock. Triggering occurs at a voltage level of the clock and is  
not directly related to the transition time. The J and K inputs can change when  
the clock is in either state without affecting the flip-flop, provided that they are  
in the desired state during the recommended setup and hold times relative to  
DUAL JK NEGATIVE  
EDGE-TRIGGERED FLIP-FLOP  
FAST SCHOTTKY TTL  
thefalling edge of the clock. A LOW signal on S or C prevents clocking and  
D
D
forces Q or Q HIGH, respectively. Simultaneous LOW signals on S and C  
D
D
force both Q and Q HIGH.  
CONNECTION DIAGRAM  
J SUFFIX  
CERAMIC  
CASE 620-09  
V
C
C
CP  
K
J
S
Q
2
CC  
D1  
D2  
2
2
2
D2  
16  
15  
14  
13  
11  
10  
9
12  
16  
1
C
S
D
D
K
Q
Q
J
Q
Q
CP  
J
CP  
K
N SUFFIX  
S
C
D
D
PLASTIC  
CASE 648-08  
16  
5
1
CP  
2
3
4
6
7
8
1
GND  
K
J
S
Q
Q
Q
2
1
1
1
D1  
1
1
D SUFFIX  
SOIC  
CASE 751B-03  
FUNCTION TABLE (Each Half)  
Inputs  
16  
Output  
1
@ t  
@ t + 1  
n
n
J
K
Q
ORDERING INFORMATION  
L
L
L
H
L
Q
n
MC74FXXXJ  
Ceramic  
L
MC74FXXXN Plastic  
MC74FXXXD SOIC  
H
H
H
H
Q
n
Asynchronous Inputs:  
LOW Input to S sets Q to HIGH level  
D
LOGIC SYMBOL  
LOW Input to C sets Q to LOW level  
D
Clear and Set are independent of clock  
Simultaneous LOW on C and S makes both Q and Q HIGH  
4
10  
D
D
S
H = HIGH Voltage Level  
L = LOW Voltage Level  
S
D
D
J
J
3
1
2
Q
Q
5
Q
Q
11  
13  
9
t
t
= Bit time before clock pulse  
+ 1 = Bit time after clock pulse  
n
n
CP  
CP  
K
6
K
12  
7
C
D
15  
14  
V
= PIN 16  
CC  
GND = PIN 8  
FAST AND LS TTL DATA  
4-45  
MC74F112  
LOGIC DIAGRAM (one half shown)  
Q
Q
C
S
D
K
D
J
CP  
GUARANTEED OPERATING RANGES  
Symbol  
Parameter  
Min  
Typ  
5.0  
25  
Max  
Unit  
V
V
CC  
Supply Voltage  
74  
74  
74  
74  
4.5  
0
5.5  
70  
T
A
Operating Ambient Temperature Range  
Output Current — High  
°C  
I
I
–1.0  
20  
mA  
mA  
OH  
Output Current — Low  
OL  
DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)  
Limits  
Symbol  
Parameter  
Input HIGH Voltage  
Min  
Typ  
Max  
Unit  
V
Test Conditions  
Guaranteed Input HIGH Voltage  
Guaranteed Input LOW Voltage  
V
IH  
2.0  
V
V
Input LOW Voltage  
0.8  
V
IL  
Input Clamp Diode Voltage  
–1.2  
V
I
I
I
I
= –18 mA  
V
CC  
V
CC  
V
CC  
V
CC  
= MIN  
IK  
IN  
74  
74  
2.5  
2.7  
3.4  
3.4  
V
= –1.0 mA  
= –1.0 mA  
= 20 mA  
= 4.50 V  
= 4.75 V  
= MIN  
OH  
OH  
OL  
V
V
Output HIGH Voltage  
Output LOW Voltage  
Input HIGH Current  
V
OH  
0.35  
0.5  
20  
V
OL  
I
IH  
µA  
µA  
V
= MAX, V = 2.7 V  
IN  
CC  
CC  
100  
V
= MAX, V = 7.0 V  
IN  
Input LOW Current  
(J and K Inputs)  
–0.6  
–2.4  
–3.0  
–150  
19  
mA  
mA  
mA  
mA  
mA  
I
IL  
(CP Inputs)  
V
CC  
= MAX, V = 0.5 V  
IN  
(C and S Inputs)  
D
D
I
I
Output Short Circuit Current (Note 2)  
Power Supply Current  
–60  
V
V
= MAX, V  
= MAX, V  
= 0 V  
OS  
CC  
OUT  
12  
= 0 V  
CC  
CC  
CP  
NOTES:  
1. For conditions shown as MIN or MAX, use the appropriate value specified under guaranteed operating ranges.  
2. Not more than one output should be shorted at a time, nor for more than 1 second.  
FAST AND LS TTL DATA  
4-46  
MC74F112  
AC CHARACTERISTICS  
74F  
74F  
T
A
= +25°C  
T
A
= 0°C to +70°C  
V
CC  
= +5.0 V  
V
CC  
= 5.0 V ± 10%  
C
= 50  
F
P
C = 50 F  
L P  
L
Symbol  
Parameter  
Maximum Clock Frequency  
Propagation Delay  
CP to Q or Q  
Min  
Max  
Min  
Max  
Unit  
f
110  
2.0  
2.0  
2.0  
2.0  
MHz  
max  
PLH  
PHL  
PLH  
PHL  
t
t
t
t
6.5  
6.5  
6.5  
6.5  
2.0  
2.0  
2.0  
2.0  
7.5  
7.5  
7.5  
7.5  
ns  
ns  
n
n
n
Propagation Delay  
or S to Q or Q  
n
C
Dn  
Dn  
n
AC OPERATING REQUIREMENTS  
74F  
= +25°C  
74F  
T = 0°C to +70°C  
A
T
A
V
CC  
= +5.0 V  
V
CC  
= 5.0 V ± 10%  
Symbol  
Parameter  
Setup Time, HIGH or LOW  
J or K to CP  
n
Min  
4.0  
3.0  
0
Typ  
Max  
Min  
Max  
Unit  
t
(H)  
(L)  
(H)  
(L)  
(H)  
(L)  
(L)  
4.0  
3.0  
0
s
t
s
n
n
ns  
t
h
Hold Time, HIGH or LOW  
or K to CP  
t
J
0
0
h
n
n
n
t
w
CP Pulse Width, HIGH  
n
4.5  
4.5  
4.5  
4.5  
4.5  
4.5  
ns  
t
w
or LOW  
t
w
C
or S  
Dn  
Pulse Width, LOW  
ns  
ns  
Dn  
Recovery Time  
or S to CP  
t
4.0  
5.0  
rec  
C
Dn  
Dn  
FAST AND LS TTL DATA  
4-47  

相关型号:

MC74F112JD

J-K Flip-Flop, 2-Func, Negative Edge Triggered, TTL, CDIP16
MOTOROLA

MC74F112JDS

Jbar-Kbar Flip-Flop
ROCHESTER

MC74F112JDS

J-K Flip-Flop, 2-Func, Negative Edge Triggered, TTL, CDIP16
MOTOROLA

MC74F112JS

J-K Flip-Flop, 2-Func, Negative Edge Triggered, TTL, CDIP16
MOTOROLA

MC74F112N

DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP
MOTOROLA

MC74F112ND

F/FAST SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDIP16
MOTOROLA

MC74F112NDS

IC,FLIP-FLOP,DUAL,J/K TYPE,F-TTL,DIP,16PIN,PLASTIC
MOTOROLA

MC74F112NS

IC,FLIP-FLOP,DUAL,J/K TYPE,F-TTL,DIP,16PIN,PLASTIC
MOTOROLA

MC74F113D

F/FAST SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO14, PLASTIC, SOIC-14
MOTOROLA

MC74F113DD

J-K Flip-Flop, F/FAST Series, 2-Func, Negative Edge Triggered, 2-Bit, Complementary Output, TTL, PDSO14, PLASTIC, SOIC-14
MOTOROLA

MC74F113DR2

J-K Flip-Flop, F/FAST Series, 2-Func, Negative Edge Triggered, 2-Bit, Complementary Output, TTL, PDSO14, PLASTIC, SOIC-14
MOTOROLA

MC74F113JD

Jbar-Kbar Flip-Flop
ROCHESTER