MC74HC86D [MOTOROLA]

Quad 2-Input Exclusive OR Gate; 四2输入异或门
MC74HC86D
型号: MC74HC86D
厂家: MOTOROLA    MOTOROLA
描述:

Quad 2-Input Exclusive OR Gate
四2输入异或门

栅极 逻辑集成电路 石英晶振 光电二极管
文件: 总5页 (文件大小:166K)
中文:  中文翻译
下载:  下载PDF数据表文档文件
SEMICONDUCTOR TECHNICAL DATA  
High–Performance Silicon–Gate CMOS  
J SUFFIX  
CERAMIC PACKAGE  
CASE 632–08  
14  
The MC54/74HC86 is identical in pinout to the LS86; this device is similar  
in function to the MM74C86 and L86, but has a different pinout. The device  
inputs are compatible with standard CMOS outputs; with pullup resistors,  
they are compatible with LSTTL outputs.  
1
N SUFFIX  
PLASTIC PACKAGE  
CASE 646–06  
Output Drive Capability: 10 LSTTL Loads  
Outputs Directly Interface to CMOS, NMOS, and TTL  
Operating Voltage Range: 2 to 6 V  
14  
1
Low Input Current: 1 µA  
High Noise Immunity Characteristic of CMOS Devices  
In Compliance with the Requirements Defined by JEDEC Standard  
No. 7A  
D SUFFIX  
SOIC PACKAGE  
CASE 751A–03  
14  
1
Chip Complexity: 56 FETs or 14 Equivalent Gates  
ORDERING INFORMATION  
MC54HCXXJ  
MC74HCXXN  
MC74HCXXD  
Ceramic  
Plastic  
SOIC  
LOGIC DIAGRAM  
1
A1  
B1  
3
6
8
Y1  
Y2  
Y3  
Y4  
2
PIN ASSIGNMENT  
4
5
A1  
B1  
1
2
14  
13  
V
CC  
A2  
B2  
B4  
Y = A  
B
Y1  
A2  
3
4
12  
11  
A4  
Y4  
= AB + AB  
9
A3  
B3  
10  
B2  
Y2  
5
6
10  
9
B3  
A3  
12  
13  
A4  
B4  
11  
GND  
7
8
Y3  
PIN 14 = V  
CC  
PIN 7 = GND  
FUNCTION TABLE  
Inputs  
Output  
A
B
Y
L
L
H
H
L
H
L
L
H
H
L
H
10/95  
REV 6  
Motorola, Inc. 1995  
MC54/74HC86  
MAXIMUM RATINGS*  
Symbol  
Parameter  
Value  
Unit  
V
This device contains protection  
circuitry to guard against damage  
due to high static voltages or electric  
fields. However, precautions must  
be taken to avoid applications of any  
voltage higher than maximum rated  
voltages to this high–impedance cir-  
V
DC Supply Voltage (Referenced to GND)  
DC Input Voltage (Referenced to GND)  
DC Output Voltage (Referenced to GND)  
DC Input Current, per Pin  
– 0.5 to + 7.0  
CC  
V
– 1.5 to V  
+ 1.5  
V
in  
CC  
V
out  
– 0.5 to V  
+ 0.5  
V
CC  
I
± 20  
mA  
mA  
mA  
mW  
in  
cuit. For proper operation, V and  
in  
I
I
DC Output Current, per Pin  
± 25  
± 50  
out  
V
should be constrained to the  
out  
DC Supply Current, V  
CC  
and GND Pins  
range GND (V or V  
)
V
CC  
.
CC  
in out  
Unused inputs must always be  
tied to an appropriate logic voltage  
P
D
Power Dissipation in Still Air, Plastic or Ceramic DIP†  
SOIC Package†  
750  
500  
level (e.g., either GND or V ).  
CC  
Unused outputs must be left open.  
T
stg  
Storage Temperature  
– 65 to + 150  
C
C
T
L
Lead Temperature, 1 mm from Case for 10 Seconds  
(Plastic DIP or SOIC Package)  
(Ceramic DIP)  
260  
300  
* Maximum Ratings are those values beyond which damage to the device may occur.  
Functional operation should be restricted to the Recommended Operating Conditions.  
†Derating — Plastic DIP: – 10 mW/ C from 65 to 125 C  
Ceramic DIP: – 10 mW/ C from 100 to 125 C  
SOIC Package: – 7 mW/ C from 65 to 125 C  
For high frequency or heavy load considerations, see Chapter 2 of the Motorola High–Speed CMOS Data Book (DL129/D).  
RECOMMENDED OPERATING CONDITIONS  
Symbol  
Parameter  
Min  
Max  
Unit  
V
CC  
DC Supply Voltage (Referenced to GND)  
2.0  
6.0  
V
V , V  
DC Input Voltage, Output Voltage (Referenced to GND)  
Operating Temperature, All Package Types  
0
V
V
C
in out  
CC  
T
A
– 55 + 125  
t , t  
r f  
Input Rise and Fall Time  
(Figure 1)  
V
CC  
V
CC  
V
CC  
= 2.0 V  
= 4.5 V  
= 6.0 V  
0
0
0
1000  
500  
400  
ns  
DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)  
Guaranteed Limit  
– 55 to  
V
CC  
V
Symbol  
Parameter  
Test Conditions  
25 C  
Unit  
85 C  
125 C  
V
IH  
Minimum High–Level Input  
Voltage  
V
= 0.1 V or V  
– 0.1 V  
2.0  
4.5  
6.0  
1.5  
3.15  
4.2  
1.5  
3.15  
4.2  
1.5  
3.15  
4.2  
V
out  
CC  
|I  
|
20 µA  
out  
V
Maximum Low–Level Input  
Voltage  
V
= 0.1 V or V  
– 0.1 V  
2.0  
4.5  
6.0  
0.3  
0.9  
1.2  
0.3  
0.9  
1.2  
0.3  
0.9  
1.2  
V
V
IL  
out  
CC  
|I  
|
20 µA  
out  
V
|I  
= V or V  
IH IL  
2.0  
4.5  
6.0  
1.9  
4.4  
5.9  
1.9  
4.4  
5.9  
1.9  
4.4  
5.9  
V
OH  
Minimum High–Level Output  
Voltage  
in  
out  
|
20 µA  
V
in  
= V or V  
|I  
|I  
|
|
4.0 mA  
5.2 mA  
4.5  
6.0  
3.98  
5.48  
3.84  
5.34  
3.70  
5.20  
IH  
IL out  
out  
V
|I  
= V or V  
IH  
out  
2.0  
4.5  
6.0  
0.1  
0.1  
0.1  
0.1  
0.1  
0.1  
0.1  
0.1  
0.1  
V
OL  
Maximum Low–Level Output  
Voltage  
V
in  
IL  
|
20 µA  
V
= V or V  
|I  
|I  
|
|
4.0 mA  
5.2 mA  
4.5  
6.0  
0.26  
0.26  
0.33  
0.33  
0.40  
0.40  
in  
in  
IH IL out  
out  
I
Maximum Input Leakage Current  
V
V
= V  
= V  
or GND  
6.0  
6.0  
± 0.1  
± 1.0  
± 1.0  
µA  
µA  
in  
CC  
I
Maximum Quiescent Supply  
Current (per Package)  
or GND  
2
20  
40  
CC  
in  
CC  
I
= 0 µA  
out  
NOTE: Information on typical parametric values can be found in Chapter 2 of the Motorola High–Speed CMOS Data Book (DL129/D).  
MOTOROLA  
2
MC54/74HC86  
AC ELECTRICAL CHARACTERISTICS (C = 50 pF, Input t, = t = 6 ns)  
L
f
Guaranteed Limit  
– 55 to  
V
CC  
V
25 C  
Symbol  
Parameter  
Unit  
85 C  
125 C  
t
t
,
Maximum Propagation Delay, Input A or B to Output Y  
(Figures 1 and 2)  
2.0  
4.5  
6.0  
120  
24  
20  
150  
30  
26  
180  
36  
31  
ns  
PLH  
PHL  
t
t
,
Maximum Output Transition Time, Any Output  
(Figures 1 and 2)  
2.0  
4.5  
6.0  
75  
15  
13  
95  
19  
16  
110  
22  
19  
ns  
TLH  
THL  
C
Maximum Input Capacitance  
10  
10  
10  
pF  
in  
NOTES:  
1. For propagation delays with loads other than 50 pF, see Chapter 2 of the Motorola High–Speed CMOS Data Book (DL129/D).  
2. Information on typical parametric values can be found in Chapter 2 of the Motorola High–Speed CMOS Data Book (DL129/D).  
Typical @ 25°C, V  
= 5.0 V  
CC  
C
Power Dissipation Capacitance (Per Gate)*  
pF  
33  
PD  
2
* Used to determine the no–load dynamic power consumption: P = C  
D
Motorola High–Speed CMOS Data Book (DL129/D).  
V
f + I  
V . For load considerations, see Chapter 2 of the  
CC CC  
PD CC  
t
t
f
r
V
CC  
90%  
50%  
10%  
INPUT  
A OR B  
TEST POINT  
GND  
OUTPUT  
DEVICE  
t
t
PLH  
PHL  
UNDER  
TEST  
C *  
90%  
50%  
10%  
L
OUTPUT Y  
t
t
THL  
TLH  
* Includes all probe and jig capacitance  
Figure 1. Switching Waveforms  
Figure 2. Test Circuit  
EXPANDED LOGIC DIAGRAM  
(1/4 of Device)  
A
B
Y
3
MOTOROLA  
MC54/74HC86  
OUTLINE DIMENSIONS  
J SUFFIX  
CERAMIC DIP PACKAGE  
CASE 632–08  
-A-  
NOTES:  
1. DIMENSIONING AND TOLERANCING PER ANSI  
ISSUE Y  
14  
1
8
7
Y14.5M, 1982.  
2. CONTROLLING DIMENSION: INCH.  
3. DIMENSION L TO CENTER OF LEAD WHEN  
FORMED PARALLEL.  
4. DIMESNION F MAY NARROW TO 0.76 (0.030)  
WHERE THE LEAD ENTERS THE CERAMIC  
BODY.  
-B-  
C
L
INCHES  
MILLIMETERS  
DIM  
A
B
C
D
F
MIN  
MAX  
0.785  
0.280  
0.200  
0.020  
0.065  
MIN  
19.05  
6.23  
3.94  
0.39  
1.40  
MAX  
19.94  
7.11  
5.08  
0.50  
1.65  
0.750  
0.245  
0.155  
0.015  
0.055  
-T-  
SEATING  
PLANE  
K
G
J
K
L
M
N
0.100 BSC  
2.54 BSC  
0.008  
0.125  
0.015  
0.170  
0.21  
3.18  
0.38  
4.31  
M
F
G
N
D 14 PL  
0.25 (0.010)  
J 14 PL  
0.300 BSC  
15  
0.040  
7.62 BSC  
15  
0.51 1.01  
0°  
°
0°  
°
M
M
S
S
T
A
0.25 (0.010)  
T
B
0.020  
N SUFFIX  
PLASTIC DIP PACKAGE  
CASE 646–06  
NOTES:  
1. LEADS WITHIN 0.13 (0.005) RADIUS OF TRUE  
POSITION AT SEATING PLANE AT MAXIMUM  
MATERIAL CONDITION.  
ISSUE L  
14  
1
8
2. DIMENSION L TO CENTER OF LEADS WHEN  
FORMED PARALLEL.  
3. DIMENSION B DOES NOT INCLUDE MOLD  
FLASH.  
4. ROUNDED CORNERS OPTIONAL.  
B
7
INCHES  
MILLIMETERS  
A
F
DIM  
A
B
C
D
F
G
H
J
K
L
M
N
MIN  
MAX  
0.770  
0.260  
0.185  
0.021  
0.070  
MIN  
18.16  
6.10  
3.69  
0.38  
1.02  
MAX  
19.56  
6.60  
4.69  
0.53  
1.78  
0.715  
0.240  
0.145  
0.015  
0.040  
L
C
0.100 BSC  
2.54 BSC  
0.052  
0.008  
0.115  
0.095  
0.015  
0.135  
1.32  
0.20  
2.92  
2.41  
0.38  
3.43  
J
N
0.300 BSC  
7.62 BSC  
SEATING  
PLANE  
K
0
10  
0
10  
0.015  
0.039  
0.39  
1.01  
H
G
D
M
D SUFFIX  
PLASTIC SOIC PACKAGE  
CASE 751A–03  
NOTES:  
1. DIMENSIONING AND TOLERANCING PER ANSI  
Y14.5M, 1982.  
ISSUE F  
–A–  
2. CONTROLLING DIMENSION: MILLIMETER.  
3. DIMENSIONS A AND B DO NOT INCLUDE  
MOLD PROTRUSION.  
4. MAXIMUM MOLD PROTRUSION 0.15 (0.006)  
PER SIDE.  
5. DIMENSION D DOES NOT INCLUDE DAMBAR  
PROTRUSION. ALLOWABLE DAMBAR  
PROTRUSION SHALL BE 0.127 (0.005) TOTAL  
IN EXCESS OF THE D DIMENSION AT  
MAXIMUM MATERIAL CONDITION.  
14  
1
8
P 7 PL  
–B–  
M
M
0.25 (0.010)  
B
7
MILLIMETERS  
INCHES  
G
F
R X 45°  
DIM  
A
B
C
D
F
G
J
MIN  
8.55  
3.80  
1.35  
0.35  
0.40  
MAX  
8.75  
4.00  
1.75  
0.49  
1.25  
MIN  
MAX  
0.344  
0.157  
0.068  
0.019  
0.049  
C
0.337  
0.150  
0.054  
0.014  
0.016  
J
M
SEATING  
PLANE  
K
D 14 PL  
0.25 (0.010)  
1.27 BSC  
0.050 BSC  
0.19  
0.10  
0.25  
0.25  
0.008  
0.004  
0.009  
0.009  
M
S
S
T
B
A
K
M
P
R
0
5.80  
0.25  
°
7
6.20  
0.50  
°
0
°
7°  
0.244  
0.019  
0.228  
0.010  
MOTOROLA  
4
MC54/74HC86  
Motorolareserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representationorguaranteeregarding  
the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit,  
andspecifically disclaims any and all liability, includingwithoutlimitationconsequentialorincidentaldamages. “Typical” parameters can and do vary in different  
applications. All operating parameters, including “Typicals” must be validated for each customer application by customer’s technical experts. Motorola does  
not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in  
systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of  
the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such  
unintendedor unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless  
against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death  
associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part.  
Motorola and  
are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.  
How to reach us:  
USA/EUROPE: Motorola Literature Distribution;  
JAPAN: Nippon Motorola Ltd.; Tatsumi–SPD–JLDC, Toshikatsu Otsuki,  
P.O. Box 20912; Phoenix, Arizona 85036. 1–800–441–2447  
6F Seibu–Butsuryu–Center, 3–14–2 Tatsumi Koto–Ku, Tokyo 135, Japan. 03–3521–8315  
MFAX: RMFAX0@email.sps.mot.com –TOUCHTONE (602) 244–6609  
INTERNET: http://Design–NET.com  
HONG KONG: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park,  
51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852–26629298  
CODELINE  
MC54/74HC86/D  

相关型号:

MC74HC86DD

暂无描述
MOTOROLA

MC74HC86DDS

XOR Gate, CMOS, PDSO14
MOTOROLA

MC74HC86DR2

HC/UH SERIES, QUAD 2-INPUT XOR GATE, PDSO14, PLASTIC, SOIC-14
MOTOROLA

MC74HC86N

Quad 2-Input Exclusive OR Gate
MOTOROLA

MC74HC9014DWD

Inverter, CMOS, PDSO20
MOTOROLA

MC74HC9014DWS

Inverter, CMOS, PDSO20
MOTOROLA

MC74HC9014J

Logic Circuit
MOTOROLA

MC74HC9014N

Inverter, CMOS, PDIP20
MOTOROLA

MC74HC9014ND

IC,LOGIC GATE,NINE INVERTER,HC-CMOS,DIP,20PIN,PLASTIC
MOTOROLA

MC74HC9014NDS

Inverter, CMOS, PDIP20
MOTOROLA

MC74HC9014NS

Inverter, CMOS, PDIP20
MOTOROLA

MC74HC9015DW

Buffer, CMOS, PDSO20
MOTOROLA