MP4050 [MPS]
Non-Isolated, High Brightness, LED Driver;
| 型号： | MP4050 |
| 厂家： | 
MONOLITHIC POWER SYSTEMS |
| 描述： | Non-Isolated, High Brightness, LED Driver |
| 文件： | 总21页 (文件大小：692K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
MP4050
Non-Isolated, High Brightness,
LED Driver
The Future of Analog IC Technology
DESCRIPTION
FEATURES
The MP4050 is a constant current LED driver
integrated with an internal 500V MOSFET. It is
specifically designed for energy efficient and
low cost LED bulk replacement applications.
Constant Current LED Driver
500V/7.2Ω MOSFET integrated
Low Vcc Operating Current
Maximum frequency limit
Audible noise restrain
Internal High Voltage Current Source
Internal 200ns Leading Edge Blanking
Thermal Shutdown (auto restart with
Hysteresis)
MP4050 is designed to drive high-brightness
LEDs from an 85VAC to 265VAC line. It is also
useable under DC input voltage. The accurate
output LED current is achieved by an averaging
internal current feedback loop. Constant LED
current is delivered quietly by switching the
internal MOSFET at a frequency regulated
above 22kHz.
VCC Under Voltage Lockout with Hysteresis
(UVLO)
Open Lamp Protection
Short Lamp Protection
MP4050 can be directly powered by the high
input voltage. An internal high voltage current
source regulates supply voltage without
external circuitry. MP4050 features various
protections like Thermal Shutdown (TSD), VCC
Under Voltage Lockout (UVLO), Open Lamp
Protection and Short Lamp Protection. All of
there features make MP4050 an ideal solution
for simple, off-line and non-isolated LED
applications.
APPLICATIONS
AC/DC or DC/DC LED driver application
General Illumination
Industrial Lighting
Automotive/Decorative LED Lighting
All MPS parts are lead-free, halogen free, and adhere to the RoHS
directive. For MPS green status, please visit MPS website under Quality
Assurance.
“MPS” and “The Future of Analog IC Technology” are Registered
Trademarks of Monolithic Power Systems, Inc.
MP4050 is available in the TSOT23-5 and
SOIC8 packages.
TYPICAL APPLICATION
MP4050 Rev.1.02
1/18/2016
www.MonolithicPower.com
MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2016 MPS. All Rights Reserved.
1
MP4050 – NON-ISOLATED, HIGH BRIGHTNESS, LED DRIVER
ORDERING INFORMATION
Part Number
MP4050GJ*
MP4050GS**
Package
TSOT23-5
SOIC8
Top Marking
AGN
MP4050
*For Tape & Reel, add suffix –Z (e.g. MP4050GJ–Z);
** For Tape & Reel, add suffix –Z (e.g. MP4050GS–Z);
PACKAGE REFERENCE
TOP VIEW
TOP VIEW
VCC
PRO
GND
1
2
3
5
4
DRAIN
VCC
PRO
1
2
3
4
8
7
6
5
N.C
DRAIN
N.C
GND
SOURCE
N.C
SOURCE
TSOT23-5
SOIC8
ABSOLUTE MAXIMUM RATINGS (1)
Drain to SOURCE.........................-0.3V to 500V
VCC, SOURCE to GND… ……..-0.3V to 6.5V
PRO to GND..................................-0.7V to 6.5V
Source Current on PRO ............................. 4mA
Thermal Resistance (4)
TSOT23-5..............................100..... 55... C/W
SOIC8.....................................96...... 45... C/W
θJA
θJC
Notes:
1) Exceeding these ratings may damage the device.
2) The maximum allowable power dissipation is a function of the
maximum junction temperature TJ (MAX), the junction-to-
ambient thermal resistance θJA, and the ambient temperature
TA. The maximum allowable continuous power dissipation at
any ambient temperature is calculated by PD (MAX) = (TJ
(MAX)-TA)/θJA. Exceeding the maximum allowable power
dissipation will cause excessive die temperature, and the
regulator will go into thermal shutdown. Internal thermal
shutdown circuitry protects the device from permanent
damage.
(2)
Continuous Power Dissipation (TA = +25°C)
--TSOT23-5, TA=25C................................... 1W
--SOIC8, TA=25C......................................... 1W
Junction Temperature...............................150C
Lead Temperature ....................................260C
Storage Temperature............... -60C to +150C
ESD Capability Human Body Mode.......... 2.0kV
ESD Capability Machine Mode .................. 200V
3) The device is not guaranteed to function outside of its
operating conditions.
Recommended Operating Conditions (3)
Operating Junction Temp. (TJ)..-40°C to +125°C
Operating VCC range .....................4.5V to 4.7V
4) Measured on JESD51-7, 4-layer PCB.
MP4050 Rev.1.02
1/18/2016
www.MonolithicPower.com
MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2016 MPS. All Rights Reserved.
2
MP4050 – NON-ISOLATED, HIGH BRIGHTNESS, LED DRIVER
ELECTRICAL CHARACTERISTICS
VCC = 4.7V, TA = 25C, unless otherwise noted.
Parameter
Symbol Condition
Min
Typ
Max
Units
Start-up Current Source (Drain Pin)
Internal regulator supply current
Leakage Current from Pin Drain
Supply Voltage Management (VCC Pin)
VCC Increasing Level at which the
IRegulator VCC=4.5V;VDrain=100V
4.5
5
6
mA
ILeak
VCC=6V;Vdarin=400V
14
20
μA
VCCOFF
4.05
3.85
0.14
3.17
1.23
2.10
4.25
4.05
0.20
3.27
1.38
2.35
350
18
4.45
4.25
0.26
3.37
1.52
2.60
400
21
V
V
internal regulator stops
VCC Decreasing Level at which the
internal regulator Turns-On
VCCON
VCC Hysteresis between regulator
ON/OFF
VCCOFF-ON
VCCSTOP
V
VCC Decreasing level at which the
IC stops working
V
VCC Hysteresis between regulator
OFF to VCC stop
VCCOFF-
V
STOP
VCC Decreasing Level at which the
protection Phase Ends
VCCPRO
ICC
V
VCC=4.3V, Fs=33kHz,
D=84%
Internal IC Consumption
uA
μA
Internal IC Consumption, Latch off
Phase
ICCLATCH VCC=5V
Internal MOSFET (Drain Pin)
Break Down Voltage
VBRDSS
RON
500
V
On-State resistance
ID=10mA, Tj=25℃
7.2
10
ꢀ
Current Sampling Management (Source Pin)
Peak Current Limit
VLimit
TLEB
0.42
0.45
200
0.49
V
Leading edge blanking
ns
Feedback Threshold to turn on the
primary MOSFET
VFB
0.188
0.194
0.200
V
Minimum OFF time limitation
Maximum ON time limitation
TOFF_MIN
TON_MAX
3.5
18
4.7
25
5.9
33
μs
μs
MP4050 Rev.1.02
www.MonolithicPower.com
3
1/18/2016
MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2016 MPS. All Rights Reserved.
MP4050 – NON-ISOLATED, HIGH BRIGHTNESS, LED DRIVER
ELECTRICAL CHARACTERISTICS (continued)
VCC = 4.7V, TA = 25C, unless otherwise noted.
Parameter
Symbol Condition
Min
Typ
Max
Units
Protection input (PRO Pin)
Threshold to trigger the OVP
VOVP
TOVP
VUVP
1.9
2.0
21
2.1
28
V
μs
V
Time Constraint on the OVP
Comparator
Threshold to trigger the UVP
Thermal Shutdown
0.35
0.39
0.43
Thermal shutdown threshold
150
60
ºC
ºC
Thermal shutdown recovery
hysteresis
MP4050 Rev.1.02
www.MonolithicPower.com
4
1/18/2016
MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2016 MPS. All Rights Reserved.
MP4050 – NON-ISOLATED, HIGH BRIGHTNESS, LED DRIVER
TYPICAL CHARACTERISTICS
Internal Regulation
Currentt vs. Junction
Temperature
Leakage Current vs.
Junction Temperature
Break Down Voltage vs.
Junction Temperature
20.0
19.0
18.0
17.0
16.0
15.0
14.0
13.0
12.0
640
620
600
580
560
540
520
500
6.5
6.0
5.5
5.0
4.5
4.0
3.5
-50 -25
0
25 50 75 100 125
-50 -25
0
25 50 75 100 125
-50 -25
0
25 50 75 100 125
VCC Current In Latch
Phase vs. Junction
Temperature
VCC OFF Threshold vs.
Junction Temperature
VCC ON Threshold vs.
Junction Temperature
28.0
25.0
22.0
19.0
16.0
13.0
10.0
4.8
4.7
4.6
4.5
4.4
4.3
4.2
4.6
4.5
4.4
4.3
4.2
4.1
4.0
-50 -25
0
25 50 75 100 125
-50 -25
0
25 50 75 100 125
-50 -25
0
25 50 75 100 125
VCC Stop Threshold vs.
Junction Temperature
VCC Protection Threshold
vs. Junction Temperature
Feedback Reference vs.
Junction Temperature
0.199
3.5
3.4
3.3
3.2
3.1
3.0
2.9
2.6
2.5
2.4
2.3
2.2
2.1
2.0
0.197
0.195
0.193
0.191
0.189
-50 -25
0
25 50 75 100 125
-50 -25
0
25 50 75 100 125
-50 -25
0
25 50 75 100 125
MP4050 Rev.1.02
1/18/2016
www.MonolithicPower.com
MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2016 MPS. All Rights Reserved.
5
MP4050 – NON-ISOLATED, HIGH BRIGHTNESS, LED DRIVER
TYPICAL CHARACTERISTICS (continued)
Over Voltage Protection
Reference vs. Junction
Temperature
Under Voltage Protection
Reference vs. Junction
Temperature
Minimum OFF Time vs.
Junction Temperature
2.1
2.1
2.0
2.0
1.9
6.0
0.410
0.400
0.390
0.380
0.370
5.5
5.0
4.5
4.0
3.5
3.0
-50 -25
0
25 50 75 100 125
-50 -25
0
25 50 75 100 125
-50 -25
0
25 50 75 100 125
Minimum ON Time vs.
Junction Temperature
On-State Resistance vs.
Junction Temperature
Peak Current Limit vs.
Junction Temperature
14.00
12.00
10.00
8.00
0.50
0.48
0.46
0.44
0.42
0.40
30.0
28.0
26.0
24.0
22.0
20.0
6.00
4.00
2.00
-50 -25
0
25 50 75 100 125
-50 -25
0
25 50 75 100 125
-50 -25
0
25 50 75 100 125
MP4050 Rev.1.02
1/18/2016
www.MonolithicPower.com
MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2016 MPS. All Rights Reserved.
6
MP4050 – NON-ISOLATED, HIGH BRIGHTNESS, LED DRIVER
TYPICAL PERFORMANCE CHARACTERISTICS
Performance waveforms are tested on the evaluation board of the Design Example section.
VIN = 230Vac, VOUT = 40V, IOUT=115mA, L = 4.7mH, COUT=47uF, TA = 25°C, unless otherwise noted.
Steady State
Turn On Delay
Input Power Startup
V
V
DS
DS
V
BULK
100V/div.
100V/div.
100V/div.
V
OUT
10V/div.
I
I
OUT
L
I
L
50mA/div.
100mA/div.
100mA/div.
Input Power Shutdown
SCP Entry
SCP Recovery
V
DS
100V/div.
V
OUT
10V/div.
V
OUT
10V/div.
I
I
L
L
I
L
100mA/div.
100mA/div.
100mA/div.
OVP Entry
OVP Recovery
Output Current Ripple
V
V
DS
OUT
10V/div.
10V/div.
I
I
L
L
100mA/div.
100mA/div.
I
OUT
20mA/div.
MP4050 Rev.1.02
1/18/2016
www.MonolithicPower.com
MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2016 MPS. All Rights Reserved.
7
MP4050 – NON-ISOLATED, HIGH BRIGHTNESS, LED DRIVER
TYPICAL PERFORMANCE CHARACTERISTICS (continued)
Performance waveforms are tested on the evaluation board of the Design Example section.
VIN = 230Vac, VOUT = 40V, IOUT=115mA, L = 4.7mH, COUT=47uF, TA = 25°C, unless otherwise noted.
High/Low Temperature
Output Current Regulation
Input Line Voltage to
Output Current Regulation
2
1.5
1
1
0.8
0.6
0.4
0.2
0
0.5
0
-0.2
-0.4
-0.6
-0.8
-1
-0.5
-1
-1.5
-2
-30 -10 10 30 50 70 90
75 115 155 195 235 275
INPUT VOLTAGE (VAC)
MP4050 Rev.1.02
1/18/2016
www.MonolithicPower.com
MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2016 MPS. All Rights Reserved.
8
MP4050 – NON-ISOLATED, HIGH BRIGHTNESS, LED DRIVER
PIN FUNCTIONS
Pin #
TSOT23-5
Pin #
SOIC8
Name Description
1
2
3
4
1
2
3
4
VCC
PRO
Power supply for all the control circuits.
Open lamp protection if the voltage is higher than VOVP, Short Lamp
protection if the voltage is lower than VUVP
.
GND
Ground of the IC
Source of internal power MOSFET. Internal peak current limit is 0.45V
(typical value). Output current sample.
SOURCE
5
7
DRAIN Drain of internal power MOSFET. Input of high voltage current source.
N.C Not Connected.
5,6,8
MP4050 Rev.1.02
1/18/2016
www.MonolithicPower.com
MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2016 MPS. All Rights Reserved.
9
MP4050 – NON-ISOLATED, HIGH BRIGHTNESS, LED DRIVER
FUNCTION BLOCK DIAGRAM
Power
Management
VCC
Start up unit
Drain
Driving Signal
Unit
Protection Unit
PRO
Average current
Control
Peak current
Limit
Source
GND
Minimum
Frequency
Control
Figure 1: Functional Block Diagram
MP4050 Rev.1.02
1/18/2016
www.MonolithicPower.com
MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2016 MPS. All Rights Reserved.
10
MP4050 – NON-ISOLATED, HIGH BRIGHTNESS, LED DRIVER
OPERATION
MP4050 is a non-isolated, cost-effective, high
efficiency converter designed to drive high-
brightness light emitting diodes (LEDs) from an
85Vac to 265 Vac line, or a DC input. As shown
in the typical application diagram, the regulator
is designed to operate with a minimum number
of external components. It incorporates the
following features:
VCCOFF
ON
VCC
Internal
Voltage
Regulator
VCCON
VCCSTOP
OFF
Driving
Signal
Figure 2: VCC Under-Voltage Lock Out
(UVLO)
Start-up and Under Voltage Lock-out (UVLO)
The IC is self supplied by the internal high
voltage regulator which is drawn from the Drain
pin. The IC starts switching and the internal
high voltage regulator turns off as soon as the
voltage on pin VCC reaches VCCOFF. When the
voltage on Pin VCC decreases below VCCON,
the internal high voltage regulator turns on
again to charge the external VCC capacitor. A
small capacitor such as several μF capacitor is
enough to hold on the voltage of VCC and a
smaller capacitor also reduce component cost.
When the voltage on Pin VCC drops blow
VCCSTOP, the IC stops working, the internal high
voltage regulator recharges the Vcc capacitor.
Constant Current Operation
MP4050 is a fully integrated regulator, the
internal feedback logic responds to the internal
sample and hold circuit to achieve constant
output current regulation. The voltage of the
internal sampling capacitor (VFB) is compared to
the internal reference 0.194V, when the
sampling capacitor voltage (VFB) falls below the
reference voltage, which indicates insufficient
output current, the integrated MOSFET is
turned ON. The ON period is determined by the
peak current limit. After the ON period elapses,
the integrated MOSFET is turned OFF. The
detail operation is shown as Figure 3.
When fault conditions happen, such as Short
Lamp Protection, Open Lamp Protection and
Over Temperature Protection (OTP), MP4050
stops working and a 18uA internal current source
discharges the Vcc capacitor. After the VCC drops
below VCCPRO, the internal high voltage regulator
recharges the VCC capacitor again. The restart
time can be calculated by the following equation,
MOS
Diode
IPeak
IL
IO
VO
Vcc 2.37V
18A
4.65V 2.37V
VFB
trestart CVcc
CVcc
0.194V
5mA
Figure 2 shows the typical waveform with VCC
under voltage lock out.
Figure 3: VFB vs IOUT
Thus by monitoring the internal sampling
capacitor voltage, the output current can be
regulated and the output current is determined
by the following equation:
0.194V
IO
R1
MP4050 Rev.1.02
1/18/2016
www.MonolithicPower.com
MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2016 MPS. All Rights Reserved.
11
MP4050 – NON-ISOLATED, HIGH BRIGHTNESS, LED DRIVER
The peak current can be obtained as follow:
Open Lamp Protection
If the PRO pin voltage (VPRO) is higher than VOVP
when MOSFET turns off, MP4050 stops
working and a re-start cycle begins. Open lamp
protection is hiccup mode. MP4050 monitors
the PRO pin voltage continuously and the VCC
voltage discharges and charges repeatedly.
MP4050 resumes work until the fault
disappears.
0.45V
R1
IPeak
R1 is the sense resistor.
Minimum Operating Frequency Limit
MP4050 incorporates minimum operating
frequency (22kHz) to eliminate the audible
noise when frequency is less than 20kHz.
Short Lamp Protection
When operating frequency is less than 22kHz,
the internal peak current regulator will decrease
the peak current value to keep the operating
frequency constant about 22kHz.
If the PRO pin voltage (VPRO) is lower than VUVP
when MOSFET turns off, MP4050 stops
working and a re-start cycle begins. Short lamp
protection is hiccup mode. MP4050 monitors
the PRO pin voltage continuously and the VCC
voltage discharges and charges repeatedly.
MP4050 resumes work until the fault
disappears.
If the inductance value is too large to make the
operating frequency reach the minimum
operating frequency, the converter will enter the
CCM. And the converter works in DCM when
operating frequency is larger than 22kHz.
Minimum Off Time Limit
Leading Edge Blanking
A minimum off time limit is implemented. During
the normal operation, the minimum off time limit
is 4.7us, and during the start up period, the
minimum off time limit is shortened gradually
from 18.8μs, 9.4μs to 4.7μs (Shown as Figure
4). Each minimum off time keeps 128 switching
cycle. This soft start function enables safe start-
up.
There are parasitic capacitances in the circuit
which can cause high current spike during the
turn-on of the internal MOSFET. In order to
avoid the premature termination of the
switching pulse, an internal Leading Edge
Blanking (LEB) unit is employed. During the
blanking time, the current comparator is
disabled and blocked from turning off the
internal MOSFET. Figure 5 shows the leading
edge blanking.
Driver
9.4us
≥
≥4.7us
≥18.4us
VLimit
TLEB
128 switching cycle
128 switching cycle
Figure 4: tminoff at start-up
Thermal Shutdown (TSD)
To prevent MP4050 from any thermal damage,
MP4050 shuts down switching cycle when the
junction temperature exceeds 150C. As soon
as the junction temperature drops below 90C,
the power supply resumes operation. During
the thermal shutdown (TSD), the VCC is
discharged to VCCPRO, and then is re-charged
by the internal high voltage regulator.
t
Figure 5: Leading Edge Blanking (LED)
MP4050 Rev.1.02
1/18/2016
www.MonolithicPower.com
MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2016 MPS. All Rights Reserved.
12
MP4050 – NON-ISOLATED, HIGH BRIGHTNESS, LED DRIVER
APPLICATION INFORMATION
better to make the converter operate in DCM.
The following expression shows the limit of the
minimum operating frequency.
Component Selection
Input Capacitor
The input capacitor is used to supply the DC
input voltage for the converter. Figure 6 shows
the typical DC bus voltage waveform of full
bridge rectifier.
2IO
Lm
1
1
2
fSMIN (
)IPeak
VDC(min) VO VO
Vin
VDC(max)
Freewheeling Diode
DC input voltage
The diode should have a maximum reverse
voltage rating which is greater than the
maximum input voltage. The current rating of
diode is determined by the output current which
should be larger than 1.5~2 times output
current.
VDC(min)
AC input voltage
VAC
t
0
Slow diodes cause excessive leading edge
current spikes during start-up which is not
acceptable. Long reverse recovery time of
freewheeling diode can also affect the efficiency
and the circuit operation. So ultrafast diode
(Trr<75ns) such as WUGC10JH or EGC10GH
are recommended.
Figure 6: Input voltage waveform
When the full-bridge rectifier is used, the input
capacitor is usually set as 2μF/W for the
universal input condition. And when small
power output, the half-bridge rectifier could also
be used with a bigger capacitor.
Output Capacitor
Very low DC input voltage could cause thermal
problem in LED application in Buck topology
application. The minimum DC voltage is limited
by the maximum duty cycle of MP4050 as
following expression:
The output capacitor is required to filter the
inductance current and maintain the DC output
voltage.
The output current ripple is reduced by using a
bigger output capacitor. A low ESR capacitor is
necessary in low temperature application.
VO (tON_MAX tOFF _MIN
)
VDC(min)
tON_MAX
If the output voltage ripple is limited, the
ceramic, tantalum or low ESR electrolytic
capacitors are recommends to use. The output
voltage ripple can be estimated by:
Inductor
MP4050 has a minimum off time limit and
maximum on time limit. Both time limits affect
the inductance value. The maximum inductance
value and minimum inductance value can be
obtained as follows:
i
VCCM_Ripple
iRESR
CCM
8fSCO
(VDC(min) VO ) tON_MAX
IO
I
I
IPeak
( Peak O )2 IPeak RESR DCM
Lm LMAX
V
DCM_Ripple
IPeak
VO tOFF _MIN
IPeak
fSCO
Lm LMIN
If the inductance value is too large, the
converter enters CCM when the frequency
reaches the minimum operating frequency. In
such case, the reverse recovery of freewheeling
diode results more power loss. Normally, it’s
MP4050 Rev.1.02
1/18/2016
www.MonolithicPower.com
MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2016 MPS. All Rights Reserved.
13
MP4050 – NON-ISOLATED, HIGH BRIGHTNESS, LED DRIVER
Sense Resistor
Dummy load is recommended to regulate the
output voltage low than over voltage protection
point when open lamp condition. The dummy
load is used to consume the power transferred
to output capacitor when hiccup mode without
any power consumption.
The sense resistor needs to choose properly for
better output current regulation. The right
resistor guarantees stable output current
regulation in high temperature and low
temperature conditions. The sense resistor
should have 1% tolerance. It is even better to
parallel two 1% tolerance resistors to decrease
the resistance value error further. Sense
Normally less than 1mA dummy load is
suggested which not deteriorate the system
efficiency and also guarantees the normal open
lamp protection.
resistor with ± 400PPM/ ℃
temperature
coefficient can be used for better output current
regulation in high temperature and low
temperature.
PRO Decoupling Capacitor
One decoupling cap is recommended to parallel
between the PRO pin and GND pin. The
floating GND pin is sensitive to the voltage
noise spike in high side Buck solution. One
ceramic capacitor is suggested to use as
decoupling capacitor to decouple the voltage
noise for more stable operation.
Feedback Resistor
Feedback resistor is used to detect the fault
operation mode such as open lamp or short
lamp conditions. Figure 7 shows the feedback
resistors connection.
Around 30pF PRO decoupling capacitor could
be used in SOIC8 package application and as
for smaller package TSOT23-5, no less than
100pF decoupling capacitor is recommended.
Figure 8 shows the PRO pin decoupling
capacitor connection.
MP4050
VCC
PRO
R2
R3
L
MP4050
VCC
GND
Figure 7: Feedback resistor connection
PRO
MP4050 is integrated with open lamp protection
and the over voltage protection point can be
designed as following function.
R2
R3
CPRO
L
GND
R2 R3
VOVP VPRO (1
) VD
R2
Figure 8: Decoupling capacitor
PRO Time Constant
VD is the freewheeling diode forward voltage
drop.
MP4050 detects the PRO pin voltage to judge
the fault condition when internal MOSEFET
turns off. Long rise time of the PRO pin voltage
affects MP4050 normal output voltage sample
which can not judge the open lamp immediately.
The PRO pin time constant (τ) should satisfy
the following expression to guarantee the
normal open lamp protection.
The upper feedback resistor (R3) is suggested
to be larger than 100kꢀ to avoid the efficiency
reduction in application. And the 1% tolerance
type is recommended to use as feedback
resistor to achieve accurate protection such
over voltage protection when open lamp.
The feedback resistor R2 could be sized down
to SMD 0603 package. Considering the
dielectric
withstanding
voltage,
R3
is
recommended to have a minimum size of SMD
1206 package.
Dummy Load
MP4050 Rev.1.02
1/18/2016
www.MonolithicPower.com
MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2016 MPS. All Rights Reserved.
14
MP4050 – NON-ISOLATED, HIGH BRIGHTNESS, LED DRIVER
MP4050 V-I Curve High
Voltage Input
R2R3
R2 R3
CPRO
1s
265VAC
400
Output Power V-I Curve
350
The thermal performance limits the output
power of MP4050 in very small size LED
application. Different output voltage and output
current specification bring about different
maximum output power delivered form the
MP4050 device.
300
250
200
150
100
50
SOIC8
TSOT23-5
Figure 9 and Figure 10 separately show the
reference V-I curve in universal input voltage
and high voltage input under following assumed
conditions:
0
0
20 40 60 80 100120140160180200220
VOUT (V)
1. Buck topology.
Figure 10: High voltage input V-I curve
(200VAC~265VAC)
2. Ambient temperature 90℃.
3. Around 30kHz working frequency.
4. No PF required where input capacitor >9uF.
Power Factor
MP4050 is mainly used for non-isolated, space
constrained and cost sensitive LED driver
solution. As for the PF>0.5 when 120VAC input
required, MP4050 is also the best choose. The
input capacitance is reduced to achieve the
highest possible power factor as PF>0.7 when
120VAC and PF>0.5 when 230VAC if the
output current regulation is not strict.
5. Not trigger the thermal shutdown and leave
one LED margin.
MP4050 V-I Curve
Universal Input
85VAC~265VAC
400
375
SOIC8_85VAC
350
325
300
275
250
225
200
175
150
125
100
SOIC8_265VAC
TSOT23-5_85VAC
TSOT23-5_265VAC
Surge
Select the appropriate input capacitance to
obtain a good surge performance. With the
input capacitor C2 (4.7uF) and C3 (4.7uF) as
Figure 13, the board can pass 1kV differential
input line 1.2/50us surge test (IEC61000-4-5). It
is recommended to increase the input capacitor
value to suppress above 1kV surge test. As for
high PF required application with lower input
capacitor value giving a greater voltage rise, a
Metal Oxide Varistor (MOV) is typically required
to pass the above 1kV or greater surge test.
0 5 1015202530354045505560657075
VOUT (V)
Figure 9: Universal input V-I curve
(85VAC~265VAC)
Table 1 shows input capacitor value required
for pass the differential surge test.
MP4050 Rev.1.02
1/18/2016
www.MonolithicPower.com
MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2016 MPS. All Rights Reserved.
15
MP4050 – NON-ISOLATED, HIGH BRIGHTNESS, LED DRIVER
Table 1: Recommended input capacitance
6. Since MP4050 DRAIN pin is static node
connecting to DC input, the copper area
connected to DRAIN could be maximized to
improve the heat sinking.
Surge
voltage
500V 1000V 1500V
2000V
C2
3.3μF 4.7μF
3.3μF 4.7μF
4.7μF
10μF
Show in
Figure11
Figure 12 shows a sample layout.
C3
The demo board can pass the 2000V
differential surge test by adopting below circuit
setup.
(1) Add a MOV RV1(TVR14431)
(2) Add a fuse F1 (SS-5-2A)
L1 1mH/0.1A
FR1 10/1W
F1 250V/2A
L
85~265VAC
BD1
MB6S
600V/0.5A
RV1
C3
4.7
C2
4.7
TVR14431
Top Layer
400V
400V
N
Figure11: 2kV surge solution
Layout Guide
PCB layout is very important to achieve reliable
operation, good EMI and good thermal
performance especially in very small size LED
application. The following describe some layout
recommendations.
1. The loop formed between the MP4050,
inductor, freewheeling diode and output
capacitor should be kept as small as
possible for better EMI.
Bottom Layer
Figure 12: PCB Layout
Design Example
2. Put the AC input far away from the switching
nodes to minimize the noise coupling that
may bypass the input filter.
Below is a design example following the
application guidelines based on these
specifications:
3. The VCC pin and PRO pin capacitor should
be located physically close to the IC and
GND.
Table 2: Design Example
VIN
VOUT
IOUT
85Vac~265Vac
40V
115mA
4. Put the feedback resistor next to the PRO
pin as possible and minimize the feedback
sampling loop to minimize the noise coupling
route.
Figure 13 shows the detailed application
schematic. This circuit is used for the typical
performance and circuit waveforms. For more
device applications, please refer to the related
evaluation board datasheets.
5. In the buck topology, since the MP4050
SOURCE pin is switching nodes, the copper
area connected to SOURCE should be
minimize to minimize EMI with the thermal
constraints of the design.
MP4050 Rev.1.02
1/18/2016
www.MonolithicPower.com
MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2016 MPS. All Rights Reserved.
16
MP4050 – NON-ISOLATED, HIGH BRIGHTNESS, LED DRIVER
TYPICAL APPLICATION CIRCUITS
Figure 13 shows a typical application example of a 40V, 115mA non-isolated buck topology power
supply using MP4050.
L1 1mH
R5 10K
U1 MP4050
DRAIN VCC
C1 2. 2uF/10V
5
1
2
PRO
R5
BD1
100pF /50V
MB6S
4
3
600V/0.5A
SOURCE GND
R2
R1
FR1
9. 31K/1%/0603
200 K/1%/1206
10Ω/1W
L
C2
4.7uF/400 V
C3
LED+
40V/115mA
85VAC~265VAC
N
4.7uF/400 V
R3
L2 4.7mH
3.3Ω/1%/1206
R4 3.3Ω/1%/1206
D1
C4
47uF/50V
R6
200K
WUGC10JH
600V/1A
LED -
Figure 13: Typical Buck Converter Application
MP4050 Rev.1.02
1/18/2016
www.MonolithicPower.com
MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2016 MPS. All Rights Reserved.
17
MP4050 – NON-ISOLATED, HIGH BRIGHTNESS, LED DRIVER
FLOW CHART
Start
Internal High Voltage
Regulator ON
Vcc Decrease
to VCCPRO
Shutoff the
Switching
Pulse
Y
Y
Y
Shut Down
Internal High Voltage
Regulator
Y
N
N
VCC >VCCOFF
OTP
Logic High?
N
N
Y
VCC <VCCON
VCC <VCCSTOP
Y
Soft Start
OTP Monitor
Monitor VCC
Monitor Internal VFB
Monitor Source VCS
Monitor VPRO
Monitor VPRO
N
N
N
N
VCS > VLimit
VPRO<VUVP
VPRO >VOVP
VFB <0.194V
Y
Y
Y
Y
Turn ON the
MOSFET
Turn OFF the
MOSFET
Turn OFF the
MOSFET
UVLO, OTP, Short Lamp Protection, Open Lamp Protection
All protections are auto restart
Figure 14: Control Flow Chart
MP4050 Rev.1.02
www.MonolithicPower.com
18
1/18/2016
MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2016 MPS. All Rights Reserved.
MP4050 – NON-ISOLATED, HIGH BRIGHTNESS, LED DRIVER
Normal
Operation
18uA Discharge
Current
Unplug
from main input
Plug
from main Input
Start up
VCC
VCCOFF
VCCON
VCC STOP
VCC PRO
Open lamp
Drive
Pluses
Blanking time
when start up
Driver
On
Internal Regulator
Supply Current
Off
Fault
Condition
Open Lamp Fault
Occurs Here
Short Lamp Fault
Occurs Here
OTP Fault
Occurs Here
Figure 15: Evolution of the signal in presence of a Fault
MP4050 Rev.1.02
1/18/2016
www.MonolithicPower.com
MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2016 MPS. All Rights Reserved.
19
MP4050 – NON-ISOLATED, HIGH BRIGHTNESS, LED DRIVER
PACKAGE INFORMATION
TSOT23-5
0.60
TYP
0.95
BSC
2.80
3.00
5
4
1.20
TYP
1.50
1.70
2.60
3.00
2.60
TYP
1
3
TOP VIEW
RECOMMENDED LAND PATTERN
0.70
0.90
1.00 MAX
SEATING PLANE
0.09
0.20
0.30
0.50
0.00
0.10
0.95 BSC
SEE DETAIL "A"
SIDE VIEW
FRONT VIEW
NOTE:
GAUGE PLANE
0.25 BSC
1) ALL DIMENSIONS ARE IN MILLIMETERS.
2) PACKAGE LENGTH DOES NOT INCLUDE MOLD FLASH,
PROTRUSION OR GATE BURR.
3) PACKAGE WIDTH DOES NOT INCLUDE INTERLEAD FLASH
OR PROTRUSION.
4) LEAD COPLANARITY(BOTTOM OF LEADS AFTER FORMING)
SHALL BE0.10 MILLIMETERS MAX.
0.30
0.50
0o-8o
5) DRAWING CONFORMS TO JEDEC MO-193, VARIATION AA.
6) DRAWING IS NOT TO SCALE.
DETAIL “A”
MP4050 Rev.1.02
1/18/2016
www.MonolithicPower.com
MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2016 MPS. All Rights Reserved.
20
MP4050 – NON-ISOLATED, HIGH BRIGHTNESS, LED DRIVER
SOIC8
0.189(4.80)
0.197(5.00)
0.050(1.27)
0.024(0.61)
8
5
0.063(1.60)
0.150(3.80)
0.157(4.00)
0.228(5.80)
0.244(6.20)
0.213(5.40)
PIN 1 ID
1
4
TOP VIEW
RECOMMENDED LAND PATTERN
0.053(1.35)
0.069(1.75)
SEATING PLANE
0.004(0.10)
0.010(0.25)
0.0075(0.19)
0.0098(0.25)
0.013(0.33)
0.020(0.51)
SEE DETAIL "A"
0.050(1.27)
BSC
SIDE VIEW
FRONT VIEW
0.010(0.25)
0.020(0.50)
x 45o
NOTE:
1) CONTROL DIMENSION IS IN INCHES. DIMENSION IN
BRACKET IS IN MILLIMETERS.
GAUGE PLANE
0.010(0.25) BSC
2) PACKAGE LENGTH DOES NOT INCLUDE MOLD FLASH,
PROTRUSIONS OR GATE BURRS.
3) PACKAGE WIDTH DOES NOT INCLUDE INTERLEAD FLASH
OR PROTRUSIONS.
4) LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING)
SHALL BE 0.004" INCHES MAX.
0.016(0.41)
0.050(1.27)
0o-8o
5) DRAWING CONFORMS TO JEDEC MS-012, VARIATION AA.
6) DRAWING IS NOT TO SCALE.
DETAIL "A"
NOTICE: The information in this document is subject to change without notice. Users should warrant and guarantee that third
party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not
assume any legal responsibility for any said applications.
MP4050 Rev.1.02
1/18/2016
www.MonolithicPower.com
MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2016 MPS. All Rights Reserved.
21
相关型号：
©2020 ICPDF网 联系我们和版权申明