MP8640DL-Z [MPS]
Switching Regulator, Current-mode, 800kHz Switching Freq-Max, 3 X 4 MM, MO-229VGED-3, QFN-14;
| 型号： | MP8640DL-Z |
| 厂家： | 
MONOLITHIC POWER SYSTEMS |
| 描述： | Switching Regulator, Current-mode, 800kHz Switching Freq-Max, 3 X 4 MM, MO-229VGED-3, QFN-14 开关 输出元件 |
| 文件： | 总10页 (文件大小：351K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
MP8640
3A, 23V, 600KHz Step-Down Converter
with Synchronizable Gate Driver
The Future of Analog IC Technology
DESCRIPTION
FEATURES
The MP8640 is a monolithic step-down switch
mode converter with a built in internal power
MOSFET. It achieves 3A continuous output
current over a wide input supply range with
excellent load and line regulation.
•
•
•
•
•
Wide 4.5V to 23V Operating Input Range
3A Continuous Output Current
80mΩ Internal Power MOSFET Switch
Power Good Indicator
Synchronous Gate Driver Delivers up to
95% Efficiency
Current mode operation provides fast transient
response and reliable over current protection.
•
•
•
•
•
•
Fixed 600KHz Frequency
Synchronizable to >1MHz External Clock
Cycle-by-Cycle Over Current Protection
Thermal Shutdown
Output Adjustable from 0.8V
Stable with Low ESR Output Ceramic
Capacitors
Fault condition protection includes cycle-by-cycle
current limiting and thermal shutdown.
The MP8640 requires a minimum number of
readily available standard external components
and is available in a space saving 3mm x 4mm
14-pin QFN package.
•
Available in a 3mm x 4mm 14-Pin QFN
Package
APPLICATIONS
•
Point of Load Regulator in Distributed
Power System
•
•
•
•
Digital Set Top Boxes
Personal Video Recorders
Broadband Communications
Flat Panel Television and Monitors
“MPS” and “The Future of Analog IC Technology” are Registered Trademarks of
Monolithic Power Systems, Inc.
TYPICAL APPLICATION
Efficiency vs.
Output Current
4, 5, 6
11
V
IN
BST
IN
100
C1
10uF
25V
CB
V
=5V
IN
10nF
L1
4.7uH
95
90
85
12
2
8, 9, 10
13
V
OUT
3.3V @ 3A
SW
BG
VCC
PG
V
=12V
IN
MP8640
M2
V
=23V
IN
80
75
70
C2
47uF
6.3V
3.3V
1
3
FB
EN/SYNC
GND
OFF ON
65
60
14
0
1
2
3
4
OUTPUT CURRENT (A)
MP8640 Rev. 1.0
12/13/2007
www.MonolithicPower.com
MPS Proprietary Information. Unauthorized Photocopy and Duplication Prohibited.
© 2007 MPS. All Rights Reserved.
1
MP8640 – 3A, 23V, 600KHz STEP-DOWN WITH SYNCHRONOUS GATE DRIVER
PACKAGE REFERENCE
ABSOLUTE MAXIMUM RATINGS (1)
Supply Voltage VIN....................................... 25V
VSW............................................................... 26V
VBS ....................................................... VSW + 6V
All Other Pins.................................–0.3V to +6V
Junction Temperature...............................150°C
Lead Temperature....................................260°C
Storage Temperature ..............–65°C to +150°C
Recommended Operating Conditions (2)
Supply Voltage VIN........................... 4.5V to 23V
Output Voltage VOUT ........................ 0.8V to 15V
Operating Temperature .............–40°C to +85°C
TOP VIEW
FB
1
2
3
4
5
6
7
14 GND
13 BG
PG
EN/SYNC
12 VCC
11 BST
10 SW
IN
IN
IN
9
8
SW
SW
N/C
EXPOSED PAD
ON BACKSIDE
Thermal Resistance (3)
θJA
θJC
3x4 QFN14
48 ...... 11... °C/W
Part Number*
MP8640DL
Package
Temperature
Notes:
3x4 QFN14
–40°C to +85°C
1) Exceeding these ratings may damage the device.
2) The device is not guaranteed to function outside of its
operating conditions.
For Tape & Reel, add suffix –Z (eg. MP8640DL–Z)
For RoHS Compliant Packaging, add suffix –LF
(eg. MP8640DL–LF–Z)
*
3) Measured on approximately 1” square of 1 oz copper.
ELECTRICAL CHARACTERISTICS
VIN = 12V, TA = +25°C, unless otherwise noted.
Parameters
Feedback Voltage
Symbol Condition
Min
Typ
Max
Units
V
nA
mΩ
μA
A
VFB
IFB
0.788 0.808 0.828
4.5V ≤ VIN ≤ 23V
VFB = 0.8V
Feedback Current
10
80
0
Switch On Resistance (4)
Switch Leakage
RDS(ON)
VEN = 0V, VSW = 0V
10
Current Limit (4)
4
Oscillator Frequency
Fold-back Frequency
Maximum Duty Cycle
Minimum On Time (4)
Under Voltage Lockout Threshold Rising
Under Voltage Lockout Threshold Hysteresis
EN Input Low Voltage
En Input High Voltage
fSW
VFB = 0.6V
VFB = 0V
VFB = 0.6V
VFB = 1V
400
60
85
600
150
90
100
4.1
800
240
KHz
KHz
%
ns
V
mV
V
V
tON
3.9
1.2
4.3
0.4
880
VEN = 2V
VEN = 0V
2
0
EN Input Current
μA
Supply Current (Shutdown)
Supply Current (Quiescent)
Thermal Shutdown
BG Driver Bias Supply Voltage
Gate Driver Sink Impedance (4)
Gate Driver Source Impedance (4)
Gate Drive Current Sense Trip Threshold
Power Good Threshold
VEN = 0V
VEN = 2V, VFB = 1V
0
10
1.1
μA
mA
°C
V
Ω
Ω
mV
V
mV
V
0.9
150
5
1
4
20
0.74
40
VCC
RSINK
RSOURCE
4.5
2
5.5
0.69
0.79
0.4
Power Good Threshold Hysteresis
PG Pin Level
VPG
PG Sink 4mA
Note:
4) Guaranteed by design.
MP8640 Rev. 1.0
12/13/2007
www.MonolithicPower.com
MPS Proprietary Information. Unauthorized Photocopy and Duplication Prohibited.
© 2007 MPS. All Rights Reserved.
2
MP8640 – 3A, 23V, 600KHz STEP-DOWN WITH SYNCHRONOUS GATE DRIVER
PIN FUNCTIONS
Pin #
Name
Description
Feedback. An external resistor divider from the output to GND, tapped to the FB pin sets
the output voltage. To prevent current limit run away during a short circuit fault condition
the frequency foldback comparator lowers the oscillator frequency when the FB voltage is
below 250mV.
1
FB
Power Good Indicator. The output of this pin is low if the output voltage is 10% less than
the nominal voltage, otherwise it is an open drain.
2
3
PG
EN/SYNC On/Off Control and External Frequency Synchronization Input.
Supply Voltage. The MP8640 operates from a +4.5V to +23V unregulated input. C1 is
needed to prevent large voltage spikes from appearing at the input.
4, 5, 6
IN
7
N/C
SW
No Connect.
8, 9, 10
Switch Output.
Bootstrap. This capacitor is needed to drive the power switch’s gate above the supply
voltage. It is connected between SW and BST pins to form a floating supply across the
power switch driver.
11
BST
12
13
VCC
BG
BG Driver Bias Supply. Decouple with a 1µF ceramic capacitor.
Gate Driver Output. Connect this pin to the synchronous MOSFET Gate.
Ground. This pin is the voltage reference for the regulated output voltage. For this reason
care must be taken in its layout. This node should be placed outside of the D1 to C1
ground path to prevent switching current spikes from inducing voltage noise into the part.
14
GND
MP8640 Rev. 1.0
12/13/2007
www.MonolithicPower.com
MPS Proprietary Information. Unauthorized Photocopy and Duplication Prohibited.
© 2007 MPS. All Rights Reserved.
3
MP8640 – 3A, 23V, 600KHz STEP-DOWN WITH SYNCHRONOUS GATE DRIVER
TYPICAL PERFORMANCE CHARACTERISTICS
VIN = 12V, VOUT = 3.3V, and TA = +28°C, unless otherwise noted.
V
Regulator Line
Enable Supply Current
vs. Input Voltage
Disable Supply Current
vs. Input Voltage
CC
Regulation
900
895
890
885
880
875
870
865
860
855
850
5.5
5.0
4.5
4.0
3.5
0.6
0.5
0.4
0.3
0.2
0.1
0
V
=5V
EN
V
=0V
EN
V =1V
FB
0
5
10
15
20
25
0
5
10
15
20
25
0
5
10
15
20
25
INPUT VOLTAGE (V)
INPUT VOLTAGE (V)
INPUT VOLTAGE (V)
Case Temperature Rise
vs. Output Current
Operating Range
Load Regulation
100
10
1
1.0001
1.0000
0.9999
0.9998
0.9997
0.9996
0.9995
0.9994
0.9993
44
43
42
41
40
39
38
37
36
35
600KHz
20
VIN=12V
VIN=23V
0.1
0
5
10
15
25
0
0.5
1
1.5 2.0 2.5 3.0 3.5
0
0.5 1.0 1.5 2.0 2.5 3.0 3.5
LOAD CURRENT (A)
OUTPUT CURRENT (A)
INPUT VOLTAGE (V)
Line Regulation
ILOAD=3A
Peak Current vs.
Duty Cycle
1.0005
1.0000
0.9995
0.9990
0.9985
0.9980
0.9975
0.9970
0.9965
0.9960
0.9955
6.5
6.0
5.5
5.0
4.5
4.0
3.5
3.0
2.5
2.0
0
0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9
DUTY CYCLE (%)
5
7
9
11 13 15 17 19 21 23 25
INPUT VOLTAGE (V)
MP8640 Rev. 1.0
12/13/2007
www.MonolithicPower.com
MPS Proprietary Information. Unauthorized Photocopy and Duplication Prohibited.
© 2007 MPS. All Rights Reserved.
4
MP8640 – 3A, 23V, 600KHz STEP-DOWN WITH SYNCHRONOUS GATE DRIVER
TYPICAL PERFORMANCE CHARACTERISTICS (continued)
VIN = 12V, VOUT = 3.3V, and TA = +28°C, unless otherwise noted.
Latch Off with
Output Short Circuit
Power Up
No Load
Power Up
Full Load
V
OUT
2V/div
V
OUT
V
OUT
2V/div
2V/div
V
V
SW
SW
V
SW
5V/div
5V/div
10V/div
V
IN
10V/div
V
IN
5V/div
INDUCTOR
2A/div
I
I
INDUCTOR
2A/div
INDUCTOR
2A/div
I
2ms/div
2ms/div
Enable Startup
No Load
Enable Startup
Full Load
Input Ripple Voltage
IOUT=3A
V
V
IN
OUT
V
OUT
2V/div
50mV/div
2V/div
V
SW
V
SW
20V/div
20V/div
V
V
EN
V
EN
SW
5V/div
5V/div
10V/div
I
INDUCTOR
5A/div
I
INDUCTOR
5A/div
4ms/div
4ms/div
Output Ripple Voltage
IOUT=3A
Load Transient Response
V
SW
10V/div
V
SW
10V/div
V
OUT
V
OUT
20mV/div
50mV/div
I
INDUCTOR
2A/div
I
INDUCTOR
2A/div
400ns/div
MP8640 Rev. 1.0
12/13/2007
www.MonolithicPower.com
MPS Proprietary Information. Unauthorized Photocopy and Duplication Prohibited.
© 2007 MPS. All Rights Reserved.
5
MP8640 – 3A, 23V, 600KHz STEP-DOWN WITH SYNCHRONOUS GATE DRIVER
Operation
IN
CURRENT SENSE
D
AMPLIFIER
- -
+
x40
REGULATOR
BST
OSCILLATOR
600KHz
REGULATOR
EN/SYNC
Q
Q
DRIVER
S
+
--
R
R
SW
C1
1pF
CURRENT
LIMIT
V
V
CC
CC
COMPARATOR
VCC
BG
C1
50pF
REFERENCE
DRIVER
V
BG
+
+
--
--
FB
PWM
PG
ERROR
AMPLIFIER
COMPARATOR
V
BG
POWER
GOOD
GND
Figure 1—Functional Block Diagram
Error Amplifier
The MP8640 is a fixed frequency, synchronous,
step-down switching regulator with an integrated
high-side power MOSFET and a gate driver for a
low-side external MOSFET. It achieves 3A
continuous output current over a wide input
supply range with excellent load and line
regulation. It provides a single highly efficient
solution with current mode control for fast loop
response and easy compensation.
The error amplifier compares the FB pin voltage
with the internal 0.8V reference (REF) and outputs
a current proportional to the difference between the
two. This output current is then used to charge or
discharge the internal compensation network to
form the COMP voltage, which is used to control
the power MOSFET current. The optimized
internal compensation network minimizes the
external component counts and simplifies the
control loop design.
The MP8640 operates in a fixed frequency, peak
current control mode to regulate the output
voltage. A PWM cycle is initiated by the internal
clock. The integrated high-side power MOSFET
is turned on and remains on until its current
reaches the value set by the COMP voltage.
When the power switch is off, it remains off until
the next clock cycle starts. If, in 90% of one
PWM period, the current in the power MOSFET
does not reach the COMP set current value, the
power MOSFET will be forced to turn off.
Internal Regulator
Most of the internal circuitries are powered from
the 5V internal regulator. This regulator takes the
VIN input and operates in the full VIN range. When
VIN is greater than 5.0V, the output of the regulator
is in full regulation. When VIN is lower than 5.0V,
the output decreases. Since this internal regulator
provides the bias current for the bottom gate driver
that requires significant amount of current
depending upon the external MOSFET selection, a
1uF ceramic capacitor for decoupling purpose is
required.
MP8640 Rev. 1.0
12/13/2007
www.MonolithicPower.com
MPS Proprietary Information. Unauthorized Photocopy and Duplication Prohibited.
© 2007 MPS. All Rights Reserved.
6
MP8640 – 3A, 23V, 600KHz STEP-DOWN WITH SYNCHRONOUS GATE DRIVER
Enable/Synch Control
Thermal Shutdown
The MP8640 has a dedicated Enable/Synch
control pin (EN/SYNC). By pulling it high or low,
the IC can be enabled and disabled by EN. Tie
EN to VIN for automatic start up. To disable the
part, EN must be pulled low for at least 5µs.
Thermal shutdown is implemented to prevent
the chip from operating at exceedingly high
temperatures. When the silicon die temperature
is higher than 150°C, it shuts down the whole
chip. When the temperature is lower than its
lower threshold, typically 140°C, the chip is
enabled again.
The MP8640 can be synchronized to external
clock range from 300KHz up to 1.4MHz through
the EN/SYNC pin. The internal clock rising
edge is synchronized to the external clock rising
edge.
Floating Driver and Bootstrap Charging
The floating power MOSFET driver is powered
by an external bootstrap capacitor. This floating
driver has its own UVLO protection. This
UVLO’s rising threshold is 2.2V with a
hysteresis of 150mV. The bootstrap capacitor
voltage is regulated internally by VIN through D1,
M3, C4, L1 and C2 (Figure 2). If (VIN-VSW) is
more than 5V, U2 will regulate M3 to maintain a
5V BST voltage across C4.
Under-Voltage Lockout (UVLO)
Under-voltage lockout (UVLO) is implemented
to protect the chip from operating at insufficient
supply voltage. The MP8640 UVLO comparator
monitors the output voltage of the internal
regulator, VCC. The UVLO rising threshold is
about 4.1V while its falling threshold is a
consistent 3.2V.
D1
V
IN
Internal Soft-Start
The soft-start is implemented to prevent the
converter output voltage from overshooting
during startup. When the chip starts, the
internal circuitry generates a soft-start voltage
(SS) ramping up from 0V to 1.2V. When it is
lower than the internal reference (REF), SS
overrides REF so the error amplifier uses SS as
the reference. When SS is higher than REF,
REF regains control.
M3
+
--
BST
+
--
U2
5V
C4
V
OUT
SW
L1
C2
Figure 2—Internal Bootstrap Charging
Over-Current-Protection (OCP)
Circuit
The MP8640 has cycle-by-cycle over current
limit when the inductor current peak value
exceeds the set current limit threshold.
Meanwhile, output voltage starts to drop until
FB is below the Under-Voltage (UV) threshold,
typically 30% below the reference. Once a
output UV is triggered, the MP8640 enters latch
off mode. Mode is especially useful to ensure
system safety under fault condition. The
MP8640 exits the latch off mode once the EN or
input power is re-cycled.
Startup and Shutdown
If both VIN and EN are higher than their
appropriate thresholds, the chip starts. The
reference block starts first, generating stable
reference voltage and currents, and then the
internal regulator is enabled. The regulator
provides stable supply for the remaining
circuitries.
Three events can shut down the chip: EN low,
VIN low and thermal shutdown. In the shutdown
procedure, the signaling path is first blocked to
avoid any fault triggering. The COMP voltage
and the internal supply rail are then pulled down.
The floating driver is not subject to this
shutdown command.
MP8640 Rev. 1.0
12/13/2007
www.MonolithicPower.com
MPS Proprietary Information. Unauthorized Photocopy and Duplication Prohibited.
© 2007 MPS. All Rights Reserved.
7
MP8640 – 3A, 23V, 600KHz STEP-DOWN WITH SYNCHRONOUS GATE DRIVER
APPLICATION INFORMATION
Setting the Output Voltage
Synchronous MOSFET
The external resistor divider is used to set the
output voltage (see the schematic on front
page). The feedback resistor R1 also sets the
feedback loop bandwidth with the internal
compensation capacitor (see Figure 1). Choose
R1 to be around 40.2kꢀ for optimal transient
response. R2 is then given by:
The external synchronous MOSFET is used to
supply current to the inductor when the internal
high-side switch is off. It reduces the power loss
significantly when compared against a Schottky
rectifier.
Table 2 lists example synchronous MOSFETs
and manufacturers.
R1
R2 =
Table 2—Synchronous MOSFET Selection
Guide
VOUT
− 1
0.8V
Part No.
Si7112
Manufacture
Vishay
Table 1—Resistor Selection for Common
Output Voltages
Si7114
Vishay
VOUT (V)
1.8
R1 (kΩ)
40.2 (1%)
40.2 (1%)
40.2 (1%)
40.2 (1%)
R2 (kΩ)
32.4 (1%)
19.1 (1%)
13 (1%)
AM4874
Analog Power
Selecting the Input Capacitor
2.5
The input current to the step-down converter is
discontinuous, therefore a capacitor is required to
supply the AC current to the step-down converter
while maintaining the DC input voltage. Use low
ESR capacitors for the best performance. Ceramic
capacitors with X5R or X7R dielectrics are
highly recommended because of their low ESR
and small temperature coefficients. For most
applications, a 10µF capacitor is sufficient.
3.3
5
7.68 (1%)
Selecting the Inductor
A 1µH to 10µH inductor with a DC current rating
of at least 25% percent higher than the
maximum load current is recommended for
most applications. For highest efficiency, the
inductor DC resistance should be less than
15mꢀ. For most designs, the inductance value
can be derived from the following equation.
Since the input capacitor (C1) absorbs the input
switching current it requires an adequate ripple
current rating. The RMS current in the input
capacitor can be estimated by:
VOUT × (VIN − VOUT
VIN × ΔIL × fOSC
)
L =
⎛
⎞
⎟
VOUT
VIN
VOUT
VIN
⎜
IC1 = ILOAD
×
× 1−
⎜
⎝
⎟
⎠
Where ΔIL is the inductor ripple current.
Choose inductor current to be approximately
30% if the maximum load current, 3A. The
maximum inductor peak current is:
The worse case condition occurs at VIN = 2VOUT,
where:
ILOAD
IC1
=
2
ΔIL
IL(MAX) = ILOAD
+
For simplification, choose the input capacitor
whose RMS current rating greater than half of
the maximum load current.
2
Under light load conditions below 100mA, larger
inductance is recommended for improved
efficiency.
MP8640 Rev. 1.0
12/13/2007
www.MonolithicPower.com
MPS Proprietary Information. Unauthorized Photocopy and Duplication Prohibited.
© 2007 MPS. All Rights Reserved.
8
MP8640 – 3A, 23V, 600KHz STEP-DOWN WITH SYNCHRONOUS GATE DRIVER
In the case of tantalum or electrolytic capacitors,
The input capacitor can be electrolytic, tantalum
the ESR dominates the impedance at the
switching frequency. For simplification, the
output ripple can be approximated to:
or ceramic. When using electrolytic or tantalum
capacitors, a small, high quality ceramic
capacitor, i.e. 0.1μF, should be placed as close
to the IC as possible. When using ceramic
capacitors, make sure that they have enough
capacitance to provide sufficient charge to
prevent excessive voltage ripple at input. The
input voltage ripple caused by capacitance can
be estimated by:
VOUT
VOUT
VIN
⎛
⎞
ΔVOUT
=
× ⎜1−
⎟ ×RESR
⎜
⎟
fS ×L
⎝
⎠
The characteristics of the output capacitor also
affect the stability of the regulation system. The
MP8640 can be optimized for a wide range of
capacitance and ESR values.
⎛
⎜
⎝
⎞
⎟
⎟
⎠
ILOAD
VOUT
VIN
VOUT
⎜
ΔV
=
×
× 1−
IN
fS × C1
V
IN
PC Board Layout
Selecting the Output Capacitor
The high current paths (GND, IN and SW)
should be placed very to the device with short,
direct and wide traces. The input capacitor
needs to be as close as possible to the IN and
GND pins. The external feedback resistors
should be placed next to the FB pin. Keep the
switching node SW short and away from the
feedback network.
The output capacitor (C2) is required to
maintain the DC output voltage. Ceramic,
tantalum, or low ESR electrolytic capacitors are
recommended. Low ESR capacitors are
preferred to keep the output voltage ripple low.
The output voltage ripple can be estimated by:
⎛
⎜
⎝
⎞
⎟
⎟
⎛
⎜
⎝
⎞
⎟
⎟
⎠
VOUT
VOUT
VIN
1
⎜
⎜
ΔVOUT
=
× 1−
× RESR
+
External Bootstrap Diode
fS × L
8 × fS × C2
⎠
An external bootstrap diode may enhance the
efficiency of the regulator, the applicable
conditions of external BST diode are:
Where L is the inductor value and RESR is the
equivalent series resistance (ESR) value of the
output capacitor.
z
VOUT=5V or 3.3V; and
VOUT
VIN
In the case of ceramic capacitors, the
impedance at the switching frequency is
dominated by the capacitance. The output
voltage ripple is mainly caused by the
capacitance. For simplification, the output
voltage ripple can be estimated by:
z
Duty cycle is high: D=
>65%
In these cases, an external BST diode is
recommended from the output of the voltage
regulator to BST pin, as shown in Fig.2
External BST Diode
IN4148
⎛
⎞
⎟
⎟
⎠
VOUT
8 × fS2 × L × C2
VOUT
⎜
ΔVOUT
=
× 1−
BST
⎜
⎝
V
CBST
IN
MP8640
5V or 3.3V
SW
L
COUT
Figure 2—Add Optional External Bootstrap
Diode to Enhance Efficiency
The recommended external BST diode is
IN4148, and the BST cap is 0.1~1µF.
MP8640 Rev. 1.0
12/13/2007
www.MonolithicPower.com
MPS Proprietary Information. Unauthorized Photocopy and Duplication Prohibited.
© 2007 MPS. All Rights Reserved.
9
MP8640 – 3A, 23V, 600KHz STEP-DOWN WITH SYNCHRONOUS GATE DRIVER
PACKAGE INFORMATION
3mm x 4mm QFN14
1.60
1.80
2.90
3.10
0.30
0.50
PIN 1 ID
SEE DETAIL A
PIN 1 ID
MARKING
1
14
0.18
0.30
3.20
3.40
3.90
4.10
PIN 1 ID
INDEX AREA
0.50
BSC
7
8
TOP VIEW
BOTTOM VIEW
PIN 1 ID OPTION A
0.30x45º TYP.
PIN 1 ID OPTION B
R0.20 TYP.
0.80
1.00
0.20 REF
0.00
0.05
SIDE VIEW
DETAIL A
2.90
1.70
NOTE:
0.70
1) ALL DIMENSIONS ARE IN MILLIMETERS.
2) EXPOSED PADDLE SIZE DOES NOT INCLUDE MOLD FLASH.
3) LEAD COPLANARITY SHALL BE 0.10 MILLIMETER MAX.
4) JEDEC REFERENCE IS MO-229, VARIATION VGED-3.
5) DRAWING IS NOT TO SCALE.
0.25
3.30
0.50
RECOMMENDED LAND PATTERN
NOTICE: The information in this document is subject to change without notice. Users should warrant and guarantee that third
party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not
assume any legal responsibility for any said applications.
MP8640 Rev. 1.0
12/13/2007
www.MonolithicPower.com
MPS Proprietary Information. Unauthorized Photocopy and Duplication Prohibited.
© 2007 MPS. All Rights Reserved.
10
相关型号：
MP8642DU
Switching Regulator, Current-mode, 800kHz Switching Freq-Max, 5 X 5 MM, MO-220VHHC-2, QFN-32
MPS
MP8642DU-LF
Switching Regulator, Current-mode, 800kHz Switching Freq-Max, 5 X 5 MM, ROHS COMPLIANT, MO-220VHHC-2, QFN-32
MPS
MP8642DU-LF-Z
Switching Regulator, Current-mode, 800kHz Switching Freq-Max, 5 X 5 MM, ROHS COMPLIANT, MO-220VHHC-2, QFN-32
MPS
MP8650DN
Switching Regulator, Current-mode, 19A, 400kHz Switching Freq-Max, 3 X 4 MM, MO-220VGED, QFN-20
MPS
MP8650DN-LF
Switching Regulator, Current-mode, 19A, 400kHz Switching Freq-Max, 3 X 4 MM, ROHS COMPLIANT, MO-220VGED, QFN-20
MPS
MP8650DN-LF-Z
Switching Regulator, Current-mode, 19A, 400kHz Switching Freq-Max, 3 X 4 MM, ROHS COMPLIANT, MO-220VGED, QFN-20
MPS
MP8650DN-Z
Switching Regulator, Current-mode, 19A, 400kHz Switching Freq-Max, 3 X 4 MM, MO-220VGED, QFN-20
MPS
MP8666DN
Switching Regulator, Current-mode, 8A, 800kHz Switching Freq-Max, PDSO8, MS-012BA, SOIC-8
MPS
©2020 ICPDF网 联系我们和版权申明