MPM3682GRE [MPS]
Switching Regulator, 19A, 1000kHz Switching Freq-Max, QFN-57;型号: | MPM3682GRE |
厂家: | MONOLITHIC POWER SYSTEMS |
描述: | Switching Regulator, 19A, 1000kHz Switching Freq-Max, QFN-57 开关 输出元件 |
文件: | 总19页 (文件大小:1101K) |
中文: | 中文翻译 | 下载: | 下载PDF数据表文档文件 |
MPM3682
18V 10A Step-Down Power Module
in 12x12x4mm QFN
DESCRIPTION
FEATURES
The MPM3682 is an easy-to-use fully integrated
10A step-down DC/DC power module. It
integrates the DC/DC converter, power
inductor, input/output capacitors and the
necessary resistors/capacitors in a compact
QFN 12mmX12mmX4mm package. This total
power solution needs as few as two external
components (one resistor and one capacitor) to
work. MPM3682 can deliver 10A output current
over a wide input supply voltage range with
excellent load and line regulation.
Complete 10A DC-to-DC Solution
Wide Input Voltage Range from 2.5V:
-- 2.5V to 18V with External 5V Bias
-- 4.5V to 18V with Internal Bias
1% Reference Voltage Over 0˚C to 70˚C
Junction Temperature Range
Adaptive COT Control for Ultrafast
Transient Response
Programmable Switching Frequency from
200KHz to 1MHz
Support Pre-Bias Start Up
Programmable Soft-Start Time with Default
3ms
Non-latch OCP, OVP and Thermal
Shutdown
The MPM3682 uses Constant-On-Time (COT)
control to provide fast transient response and
ease the loop stabilization.
The default under voltage lockout threshold is
internally set around 4.1V, but a resistor
network on the enable pin can increase this
threshold. The MPM3682 has an internal LDO
to power the control circuits and the integrated
power devices. This LDO can be disabled by an
external 5V to boost the efficiency.
Output Adjustable from 0.65V to 5V
QFN-57 (12mm x 12mm x 4mm) package
APPLICATIONS
Telecom and Networking Systems
Base Stations
Servers
Personal Video Recorders
Flat Panel Television and Monitors
Distributed Power Systems
The MPM3682 has an internal about 3ms soft
start (SS) timer. It can be increased with an
extra SS capacitor. An open drain power good
signal indicates that the output voltage is within
nominal voltage range.
All MPS parts are lead-free, halogen-free, and adhere to the RoHS directive.
For MPS green status, please visit the MPS website under Quality
Assurance.
The MPM3682 has fully integrated protection
features that include over-current protection,
over-voltage protection and thermal shutdown.
“MPS” and “The Future of Analog IC Technology” are registered trademarks of
Monolithic Power Systems, Inc.
MPM3682 Rev. 1.02
7/11/2016
www.MonolithicPower.com
MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2016 MPS. All Rights Reserved.
1
MPM3682 – 18V 10A STEP-DOWN POWER MODULE
TYPICAL APPLICATION
VIN
IN
MPM3682
FREQ>
>FREQ
VOUT
GND
GND
VOUT
Rtrim
Ctrim
EN
EN
PG
AC_trim
DC_trim
PGOOD
AGND GND
MPM3682 Rev. 1.02
7/11/2016
www.MonolithicPower.com
MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2016 MPS. All Rights Reserved.
2
MPM3682 – 18V 10A STEP-DOWN POWER MODULE
ORDERING INFORMATION
Part Number*
Package
Top Marking
QFN-57
(12mmx12mmx4mm)
MPM3682GRE
See Below
TOP MARKING
MPS: MPS prefix:
YY: year code;
WW: week code:
MP3682: product code;
LLLLLLLLL: lot number;
M: module
PACKAGE REFERENCE
TOP VIEW
44 43 42 41 40
52
50 49 48 47 46 45
51
AGND
AGND
1
2
39
VIN
VIN
N/C
38
37
36
35
34
VIN
57
>DC_trim
N/C
3
4
5
6
7
8
9
53
GND
GND
GND
56
SW
GND
AC_trim
N/C
54
55
SW
SW
SW
33 GND
32
31
30
GND
GND
GND
GND
GND
N/C
SW
VOUT
SW
SW
SW
SW
10
11
12
13
29
28
27
14 15 16 17 18 19
21 22 23 24 25 26
20
MPM3682 Rev. 1.02
7/11/2016
www.MonolithicPower.com
MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2016 MPS. All Rights Reserved.
3
MPM3682 – 18V 10A STEP-DOWN POWER MODULE
ABSOLUTE MAXIMUM RATINGS (1)
Supply Voltage VIN to GND............. -0.3V to 21V
VSW(DC) to GND..........................–1V to VIN+0.3V
VSW5 (30ns) to GND............. –3 V to VIN+3V or 24V
VBST .........................................–0.3 V to VIN+6V
All Other Pins to AGND................. –0.3V to +6V
Recommended Operating Conditions (3)
Supply Voltage VIN ..........................4.5V to 18V
Output Voltage VOUT ........................0.65V to 5V
Enable Current IEN……………………..…....1mA
Ambient Temperature................–40C to +85C
Junction Temperature .............–40C to +125C
(2)
Continuous Power Dissipation (TA=+25)
Thermal Resistance (4)
θJA θJC
QFN-65 (12mmx12mmx4mm)...................... 50W
Continuous Output Current......................... 12A
Junction Temperature..............................150C
Lead Temperature ...................................260C
Storage Temperature.............. –55C to +150C
QFN-57 (12mmx12mmx4mm)..16.2.....6.3 .. C/W
Notes:
1) Exceeding these ratings may damage the device.
2) The maximum allowable power dissipation is a function of the
maximum junction temperature TJ (MAX), the junction-to-
ambient thermal resistance θJA, and the ambient temperature
TA. The maximum allowable continuous power dissipation at
any ambient temperature is calculated by PD (MAX) = (TJ
(MAX)-TA)/θJA. Exceeding the maximum allowable power
dissipation will cause excessive die temperature.
3) The device is not guaranteed to function outside of its
operating conditions.
(5)
MSL...................................................Level 3
ESD (HBM)................................................. 2kV
ESD (CDM)............................................... 500V
4) Measured on JESD51-7, 4-layer PCB.
5) Need to get some test data from 1st sample for calibration
and evaluation for MSL Level 2.
MPM3682 Rev. 1.02
7/11/2016
www.MonolithicPower.com
MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2016 MPS. All Rights Reserved.
4
MPM3682 – 18V 10A STEP-DOWN POWER MODULE
ELECTRICAL CHARACTERISTICS
VIN = 12V, VOUT = 1.2V, Rtrim =10kΩ, Ctrim =560pF, TJ = 25C, unless otherwise noted.
Parameters
Symbol
Condition
Min
Typ
Max
Units
Input Voltage Range
5V External VCC
2.5
4.5
18
18
V
V
Input Voltage Range
VIN
Output Voltage
Output Voltage Range (6)
VOUT_RANGE
VOUT_DC_Load
0.65
5
V
Output Voltage Accuracy
(Load Regulation) (6)
COUT =5X47μF Ceramic,
IOUT =0A to 10A
±0.5
±0.4
%Vout
Output Voltage Accuracy (Line
Regulation) (6)
COUT =5X47μF Ceramic,
VIN =4.5V to 18V, IOUT =5A
VOUT_DC_Line
%Vout
Quiescent Current
Quiescent Current
Current Limit
IIN
VEN =2V, VFB=0.65V
700
12
860
15
1000
19
uA
A
Output Current Limit
Switching Frequency (6)
Switching Frequency
ILIM
fSW
IOUT=5A
400
500
600
kHz
Over-voltage and Under-voltage Protection
VOVP_NON-
OVP Non-latch Threshold (7)
LATCH
With negative current limit
No negative current limit
117% 120% 123%
127% 130% 133%
VFB
OVP Threshold (6)
VOVP_TH
VUVP
VFB
VFB
UVP Threshold (6)
47%
50%
53%
Reference And Soft Start
608
605
602
2
611
611
611
2.8
614
617
620
3.6
mV
mV
mV
ms
TJ = 0C to +70C
TJ = 0C to +120C
TJ = -40C to +125C
Reference Voltage (8)
VREF
tSS
Soft Start Time
Timer (6)
Minimum ON Time
Minimum OFF Time
TON_MIN
20
30
40
ns
ns
TOFF_MIN
200
360
420
MPM3682 Rev. 1.02
7/11/2016
www.MonolithicPower.com
MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2016 MPS. All Rights Reserved.
5
MPM3682 – 18V 10A STEP-DOWN POWER MODULE
ELECTRICAL CHARACTERISTICS
VIN = 12V, VOUT = 1.2V, Rtrim =10kΩ, Ctrim =560pF, TJ = 25C, unless otherwise noted.
Parameters
Symbol Condition
Min
Typ
Max
Units
Power Good
Power Good Rising Threshold (7)
Power Good Falling Threshold (7)
PGVth-Hi
PGVth-Lo
87%
91%
80%
94%
VFB
VFB
Power Good Low to High Delay
PGTd
2.5
ms
(7)
Power Good Sink Current
Capability (7)
IOL
IPG_LEAK VPG=3.3V
VIN=0V, Pull PGood up to
VOL=600mV
12
mA
uA
Power Good Leakage Current (7)
PG Low-Level Output Voltage
Enable (7)
0.01
550
VOL_100 3.3V through a 100KΩ
500
600
600
700
mV
mV
resistor.
VIN=0V, Pull PGood up to
VOL_10
3.3V through a 10KΩ
650
resistor.
Enable Input Low Voltage
Enable Hysteresis
Enable Input Current
VILEN
VEN-HYS
IEN
1.1
1.3
250
0
1.5
V
mV
μA
VEN = 2V
VCC Regulator (7)
VCC Under Voltage Lockout
Threshold Rising
VCCVth
3.8
V
VCC Under Voltage Lockout
Threshold Hysteresis
VCCHYS
VCC
500
mV
VCC Regulator
4.8
0.5
V
VCC Load Regulation
Thermal Protection (6)
Thermal Shutdown
ICC=5mA
%
TSD
150
°C
°C
Thermal Shutdown Hysteresis
25
Notes:
6) Guaranteed by design
7) 100% tested for internal IC prior to module assembly
8) Guaranteed by production test and/or characterization for internal IC prior to module assembly
MPM3682 Rev. 1.02
7/11/2016
www.MonolithicPower.com
MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2016 MPS. All Rights Reserved.
6
MPM3682 – 18V 10A STEP-DOWN POWER MODULE
PIN FUNCTIONS
Pin #
Name
Description
1, 2, 47, 50,
52
AGND
Analog/Signal Ground. It needs to be connected to GND on PCB layout.
Output Voltage DC Trimming. Connect this pin to pin DC_trim> first, and then to the
3
>DC_trim output voltage sense point through a resistor. The resistor value can be chosen
based on equation 1.
4, 6, 20, 26,
27, 37
N/C
Not connected. Keep these pins floating.
Output Voltage AC Trimming. Connect these pins to the output through a capacitor.
The capacitor value can be chosen based on equation 2.
5
AC_trim
7 - 19, 53, 54
21 - 25, 55
SW
Switch Output. Keep them floating.
Module voltage output node.
VOUT
System Power Ground. Reference ground of the regulated output voltage. PCB
layout requires extra care. Connect using wide PCB traces.
28 - 36, 56
GND
VIN
Supply Voltage. Supply power to the internal MOSFET and regulator. The MPM3682
operates from a +2.5V to +18V input rail with 5V external bias and from a +4.5V to
+18V input rail with internal bias. It requires input decoupling capacitors. Connect
using wide PCB traces and multiple vias.
38 - 41, 57
Frequency Set In. An internal 430K frequency set resistor is used if connecting this
pin to Pin FREQ<. Keep this pin floating if values other than 300K are needed.
42
43
>FREQ
EN
Enable. Digital input that turns the regulator on or off. Drive EN high to turn on the
regulator, drive it low to turn it off. Connect EN to IN through a pull-up resistor or a
resistive voltage divider for automatic startup. Do not float this pin.
Frequency Set Out. An internal 430K frequency set resistor is used if connecting this
44
FREQ> pin to Pin FREQ>. If values other than 430K are needed, connect the resistor
between this pin and pin VIN.
Output Voltage DC Trimming. Connect this pin to pin >DC_trim first, and then to the
DC_trim> output voltage sense point through a resistor. The resistor value can be chosen
based on equation 1.
45
46
48
Soft Start. Floating this pin has the default 3ms SS time. The SS time can be
extended by connecting an external capacitor between SS and AGND pins.
SS
Power Good. The output is an open drain signal. Require a pull-up resistor to a DC
PG
voltage to indicate high if the output voltage exceeds 91% of the nominal voltage.
There is a 2.5ms delay from FB ≥ 91% to PG goes high.
Internal 4.8V LDO Output. Power the driver and control circuits. Keep this pin floating.
Applying a 5V external bias can disable the internal LDO to boost the efficiency.
49
51
VCC
BST
Bootstrap. Keep this pin floating.
MPM3682 Rev. 1.02
7/11/2016
www.MonolithicPower.com
MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2016 MPS. All Rights Reserved.
7
MPM3682 – 18V 10A STEP-DOWN POWER MODULE
TYPICAL CHARACTERISTICS
VIN=12V, VOUT=1.2V, TA=25˚C, unless otherwise noted.
MPM3682 Rev. 1.02
7/11/2016
www.MonolithicPower.com
MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2016 MPS. All Rights Reserved.
8
MPM3682 – 18V 10A STEP-DOWN POWER MODULE
TYPICAL CHARACTERISTICS
VIN=12V, VOUT=1.2V, TA=25˚C, unless otherwise noted.
MPM3682 Rev. 1.02
7/11/2016
www.MonolithicPower.com
MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2016 MPS. All Rights Reserved.
9
MPM3682 – 18V 10A STEP-DOWN POWER MODULE
BLOCK DIAGRAM
>FREQ
IN
430K
5.7uF
FREQ>
VCC
LDO
VCC
1uF
BST
BST BIAS
Minimum
OFF Timer
EN
REFERENCE
HS-FET
ON Timer
HS Driver
LOGIC
VOUT
30uF
SS
SOFT START/STOP
VCC
300K
1K
AC_trim
DC_trim>
PG
LS-FET
LS Driver
FB Comparator
>DC_trim
10K
ZCD Current
Modulator
AGND
GND
UV
UV Detect
Comparator
PGOOD Comparator
LS Current Limit
OV
OV Detect
Comparator
MPM3682 Rev. 1.02
7/11/2016
www.MonolithicPower.com
MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2016 MPS. All Rights Reserved.
10
MPM3682 – 18V 10A STEP-DOWN POWER MODULE
OPERATION
Power Module Operation
At the beginning of each cycle, the high-side
MOSFET (HS-FET) turns ON when the feedback
voltage (VFB) drops below the reference voltage
(VREF), which indicates an insufficient output
voltage. The input voltage and the frequency-set
resistor determine the ON period as follows:
The MPM3682 is a high performance single
output synchronous switching mode DC-to-DC
power supply. It can deliver 10A continuous
output current. The MPM3682 can provide an
output voltage from 0.65V to 5V over a 4.5V to
18V (or 2.5V to 18V with 5V external VCC bias)
wide input voltage range.
6.1RFREQ(k)
TON(ns)
V (V) 0.4
IN
(1)
The MPM3682 is a complete power solution. It
integrates a constant-on-time (COT) control DC-
to-DC regulator, power devices, an inductor,
input/output capacitors and some other
supporting resistors and small capacitors. It only
needs as few as one external resistor and one
external small capacitor to operate.
After the ON period elapses, the HS-FET turns
off. It turns ON again when VFB drops below VREF
.
By repeating this operation, the converter
regulates the output voltage to the desired level.
The integrated low-side MOSFET (LS-FET) turns
on when the HS-FET is OFF to minimize the
conduction loss. There is a dead short (or shoot-
through) between input and GND if both HS-FET
and LS-FET turn on at the same time. A dead-
time (DT) internally generated between HS-FET
OFF and LS-FETON, or LS-FET OFF and HS-
FET ON avoids shoot-through.
The MPM3682 is controlled by both the VCC
voltage and the EN signal. It can only be turned
on when both voltages are higher than the
thresholds.
The switching frequency is determined by a
frequency set resistor. The default switching
frequency with the integrated resistor is shown in
table 1. The default switching frequency
increases with the output voltage. The switching
frequency can also be programmed externally in
the range of 200KHz to 1000KHz. The details
can be found in the section of “SWITCHING
FREQUENCY SETTING” on Page 12.
Heavy-Load Operation
The MPM3682 utilizes constant-on-time control.
It has sufficient stability margin with simple loop
compensation. And it provides very good
transient response with a wide range of output
capacitors, even with all ceramic output
capacitors.
Figure 2—Heavy Load Operation
When the output current is high and the inductor
current is always above zero amps, it is called
continuous-conduction-mode (CCM). Figure 2
shows the CCM operation. When VFB is below
VREF, HS-FET turns on for a fixed interval
determined by the one-shot on-timer as per
equation 1. When the HS-FET turns off, the LS-
FET turns on until the next period.
The MPM3682 has a variable soft start timer to
smooth-out the output voltage during start-up.
The default (with SS pin floating) soft start timer
is about 3ms. The soft-start time can be
extended by adding a capacitor between SS pin
and AGND pin.
PWM Operation
In CCM operation, the switching frequency is
fairly constant and is also called PWM mode.
The MPM3682 uses Constant-on-time (COT)
control to provide a fast transient response and
ease loop stabilization.
MPM3682 Rev. 1.02
7/11/2016
www.MonolithicPower.com
MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2016 MPS. All Rights Reserved.
11
MPM3682 – 18V 10A STEP-DOWN POWER MODULE
Light-Load Operation
The IC turns into PWM mode once the output
current exceeds the critical level. After that, the
switching frequency stays fairly constant over the
As the load decreases, the inductor current
decreases too. When the inductor current
touches zero, the operation is transited from
continuous-conduction-mode
discontinuous-conduction-mode (DCM).
output current range.
(CCM)
to
Switching Frequency
Selecting the switching frequency requires
trading off between efficiency and component
size. Low frequency operation increases
efficiency by reducing MOSFET switching losses,
but requires larger inductor and capacitor values
to minimize the output voltage ripple.
Figure 3 shows the light load operation. When
VFB drops below VREF, HS-FET turns on for a
fixed interval determined by the one- shot on-
timer as per equation 1. When the HS-FET turns
off, the LS-FET turns on until the inductor current
reaches zero. In DCM operation, the VFB does
not reach VREF when the inductor current is
approaching zero. The LS-FET driver turns into
tri-state (high Z) whenever the inductor current
reaches zero. A current modulator takes over the
control of LS-FET and limits the inductor current
less than -1mA. Hence, the output capacitors
discharge slowly to GND through LS-FET. As a
result, this mode improves the efficiency greatly
at light load condition. At this condition, the HS-
FET does not turns ON as frequently as at heavy
load condition. This is called pulse skip mode.
The MPM3682 uses adaptive constant-on-time
(COT) control to generate a fairly constant
frequency at CCM condition, though the IC lacks
a dedicated oscillator. The ON time of HSFET
can be set by connecting a resistor between IN
pin and FREQ pin. It’s input voltage adaptive. So
for a fixed output voltage, the switching
frequency stays fairly constant. The switching
frequency can be set internally and externally.
Figure 4 shows that the switching frequency is
determined by the internal 430K resistor. The
430K resistor is connected to IN pin so that the
input voltage is feed-forwarded to the one-shot
ON-time timer. When operating in steady state at
CCM, the duty ratio stays at VOUT/VIN, so the
switching frequency is fairly constant over the
input voltage range. The switching frequency can
be determined by equation 3:
At light load or no load condition, the output
drops very slowly and the MPM3682 reduces the
switching frequency naturally and then achieves
high efficiency at light load.
IN
430K
402
MPM3682
>FREQ
Figure 3—Light Load Operation
ON
Timer
As the output current increases from the light
load condition, the current modulator regulates
the operating period that becomes shorter. The
HS-FET turns ON more frequently. Hence, the
switching frequency increases correspondingly.
The output current reaches the critical level when
the current modulator time decreases to zero.
The critical output current level can be
determined as follows:
FREQ>
Figure 4
106
(3)
F
SW (kHz)
6.1 430(k) V (V)
IN
TDELAY(ns)
(V VOUT ) VOUT
V (V) 0.4 VOUT(V)
IN
IN
(2)
IOUT
2LFSW V
IN
Where TDELAY is the comparator delay of about
5ns.
Where FSW is the switching frequency.
MPM3682 Rev. 1.02
7/11/2016
www.MonolithicPower.com
MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2016 MPS. All Rights Reserved.
12
MPM3682 – 18V 10A STEP-DOWN POWER MODULE
resistor (RDOWN from the EN pin to GND) to
determine the automatic start-up voltage:
Table 1 shows the switching frequency with
different common output voltages:
(RUP RDOWN
)
Vo (V)
1
fs(KHz)
400
V
1.5
(V)
(5)
INSTART
RDOWN
For example, for RUP=100kΩ and RDOWN=51kΩ,
the VIN-START is set at 4.44V.
1.2
1.5
1.8
500
600
700
To reduce noise, add a 10nF ceramic capacitor
from EN to GND.
Table 1
An internal zener diode on the EN pin clamps the
EN pin voltage to prevent running away. The
maximum pull up current (assuming the worst
case 6V for the internal zener clamp) should be
limited to 1mA or less.
If a switching frequency other than those listed in
Table 1 is desired, an external frequency set
resistor can be connected as shown in figure 5:
IN
Therefore, when driving EN with an external logic
signal, the driving voltage should be less than 6V.
When connecting EN to IN through a pull-up
resistor or a resistive voltage divider, select a
resistance that ensures a maximum pull-up
current of 1mA.
430K
402
MPM3682
RFREQ
>FREQ
ON
Timer
FREQ>
If using a resistive voltage divider and VIN
exceeds 6V, then the minimum resistance for the
pull-up resistor RUP should meet:
Figure 5
V 6V
RUP
6V
IN
(6)
1mA
The switching frequency can be estimated
through equation (4) as follows:
RDOWN
With only RUP (the pull-down resistor, RDOWN, is
not connected), then the VCC UVLO threshold
determines VIN-START, so the minimum resistor
value is:
(4)
106
FSW (kHz)
6.1RFREQ(k)
V (V) 0.4
V (V)
IN
TDELAY(ns)
VOUT(V)
IN
Where TDELAY is the comparator delay of about
5ns.
V 6V
1mA
IN
(7)
RUP
()
Typically, the MPM3682 is set to 200kHz to
1MHz applications. Thanks to its monolithic
structure, the MPM3682 is optimized to operate
at high switching frequencies at high efficiency.
High switching frequencies allow for physically
smaller LC filter components to reduce the PCB
footprint.
A typical pull-up resistor is 100kΩ.
VCC Power Supply
The MPM3682 has an internal VCC LDO to
supply the power to the internal circuits and
drives the power devices. This VCC LDO is
derived from the input supply. To ensure proper
operation, the minimum input voltage should be
4.5V.
An external 5V VCC bias can disable the internal
LDO. In this case, Vin can be as low as 2.5V.
The efficiency can be higher with external 5V
VCC bias. Figure 6 shows the comparison.
Configuring the EN Control
The power module turns on when EN goes high;
conversely it turns off when EN goes low. Do not
float the pin.
For automatic start-up, pull the EN pin up to input
voltage through a resistive voltage divider.
Choose the values of the pull-up resistor (RUP
from the IN pin to the EN pin) and the pull-down
MPM3682 Rev. 1.02
7/11/2016
www.MonolithicPower.com
MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2016 MPS. All Rights Reserved.
13
MPM3682 – 18V 10A STEP-DOWN POWER MODULE
on the soft-start capacitor exceeds the sensed
output voltage at the FB pin.
Power Good (PG)
The MPM3682 has a power-good (PG) output.
The PG pin is the open drain of a MOSFET.
Connect it to VCC or some other voltage source
that measures less than 5.5V through a pull-up
resistor (typically 100kΩ). After applying the input
voltage, the MOSFET turns on so that the PG pin
is pulled to GND before the SS is ready. After the
FB voltage reaches 91% of the REF voltage, the
PG pin is pulled high after a 2.5ms delay.
When the FB voltage drops to 80% of the REF
voltage or exceeds 120% of the nominal REF
voltage, the PG pin is pulled low.
Figure 6
Soft Start
If the input supply fails to power the MPM3682,
the PG pin is also pulled low even though this pin
is tied to an external DC source through a pull-up
resistor.
The MPM3682 employs a soft start (SS)
mechanism to ensure a smooth output during
power-up. When the EN pin goes high, an
internal current source (20μA) charges the SS
capacitor. The SS capacitor voltage takes over
the REF voltage to the PWM comparator. The
output voltage smoothly ramps up with the SS
voltage. Once the SS voltage reaches the REF
voltage, it continues ramping up while VREF takes
over the PWM comparator. At this point, soft start
finishes and the device enters steady state
operation.
Over-Current Protection (OCP)
The MPM3682 features two current limit levels
for over-current conditions: low-side valley
current limit and low-side negative current limit.
Low-Side Valley Current Limit: The device
monitors the inductor current during the LS-FET
ON state. If the LS-FET sourcing current is
higher than the internal positive-valley-current
limit, the HS-FET remains OFF and the LS-FET
remains ON for the next ON time. When the LS-
FET sourcing current drops below the valley
current limit, then the LS-FET turns off and the
HS-FET turns on again.
An internal 100nF SS capacitor is used. So the
default (with SS pin floating) SS time can be
estimated as:
100(nF) VREF(V)
(8)
TSS(ms)
ISS(uA)
The MPM3682 enters OCP non-latch protection
mode if the LS-FET sourcing valley current keeps
exceeding the valley current limit for a certain
period of time. During OCP, the device tries to
recover from the over-current fault with hiccup
mode: the chip disables the output power stage,
discharges the soft-start capacitor and then
automatically retries soft-start. The device
repeats this operation cycle as long as the over-
current condition still exists. When the over-
current condition disappears, the MPM3682
initiates a new SS to rise back to regulation level.
So the default SS time is about 3ms.
If longer SS time is needed, an external SS
capacitor can be added between SS pin and
AGND pin. The external capacitor value can be
determined as follows:
TSS(ms)ISS(uA)
(9)
CSS(nF)
100(nF)
VREF(V)
Pre-Bias Startup
The MPM3682 has been designed for monotonic
startup into pre-biased loads. If the output is pre-
biased to a certain voltage during startup, the IC
will disable switching for both high-side and low-
side switches until the voltage
MPM3682 Rev. 1.02
7/11/2016
www.MonolithicPower.com
MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2016 MPS. All Rights Reserved.
14
MPM3682 – 18V 10A STEP-DOWN POWER MODULE
Low-Side Negative Current Limit: If the sensed
LS-FET negative current exceeds the negative
current limit, the LS-FET turns off immediately
and stays OFF for the remainder of the OFF
period. In this situation, both MOSFETs are OFF
until the end of a fixed interval. The HS-FET body
diode conducts the inductor current for the fixed
time.
IN
RUP
EN Comparator
EN
RDOWN
Over -Voltage Protection (OVP)
The MPM3682 monitors the output voltage using
the FB pin connected to the tap of a resistor
divider to detect over-voltage. It provides non-
latch OVP mode.
Figure 7—Adjustable UVLO Threshold
Thermal Shutdown
The MPM3682 has thermal shutdown. The IC
internally monitors the junction temperature. If
the junction temperature exceeds the threshold
value (minimum 150ºC), the converter shuts off.
This is a non-latch protection. There is about
25ºC hysteresis. Once the junction temperature
drops to about 125ºC, it initiates a soft startup.
If the FB voltage exceeds the nominal REF
voltage but remains lower than 120% of the REF
voltage (0.611V), both MOSFETs are off.
If the FB voltage exceeds 120% of the REF
voltage but remains below 130%, the LS-FET
turns on while the HS-FET remains off. The LS-
FET remains on until the FB voltage drops below
110% of the REF voltage or the low-side
negative current limit is hit.
If the FB voltage exceeds 130% of the REF
voltage, it enters a non-latch mode. The LS-FET
remains on until the FB voltage drops below 110%
of the REF voltage, and the MPM3682 initiates a
new SS to rise back to regulation level and
operates normally again.
UVLO protection
The MPM3682 has under-voltage lock-out
protection (UVLO). When the VCC voltage
exceeds the UVLO rising threshold, the
MPM3682 powers up. It shuts off when the VCC
voltage falls below the UVLO falling threshold
voltage. This is non-latch protection. The
MPM3682 is disabled when the VCC voltage falls
below 3.3 V. If an application requires a higher
UVLO threshold, use the two external resistors
connected to the EN pin as shown in Figure 9 to
adjust the startup input voltage. For best results,
use the enable resistors to set the input voltage
falling threshold (VSTOP) above 3.6 V. Set the
rising threshold (VSTART) to provide enough
hysteresis to account for any input supply
variations.
MPM3682 Rev. 1.02
7/11/2016
www.MonolithicPower.com
MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2016 MPS. All Rights Reserved.
15
MPM3682 – 18V 10A STEP-DOWN POWER MODULE
atlight load conditions. The Ctrim is still
recommended to boost the phase margin of the
system. A value between 100pF and 2.2nF is
recommended. The circuit connection can be
made as the following:
APPLICATION INFORMATION
Setting the Output Voltage-Small ESR
Capacitors
When the output capacitors are all ceramic
capacitors or capacitors with small ESR, external
RAMP is injected through the R/C network
across the inductor. The circuit connection is as
follows:
MPM3682
L
VOUT
SW
R3
300K
402
Ctrim
Rtrim
R2
1K
402
Cout
MPM3682
AC_trim
DC_trim>
>DC_trim
L
FB
VOUT
SW
R3
R1
10K
402
300K
402
Ctrim
Rtrim
R2
AGND
1K
402
Cout
AC_trim
DC_trim>
Figure 9
FB
R1
10K
402
>DC_trim
The Rtrim can be determined as follows to obtain
the desired output voltage:
AGND
Figure 8
VOUT VREF
(15)
RTRIM(K)
10
VREF
Here is the procedure to find the values for Ctrim
and Rtrim:
Input Capacitor
a) Determine the Ton
The input current to the step-down power module
is discontinuous, and therefore, it requires a
capacitor to supply the AC current to the step-
down power module while maintaining the DC
input voltage. Use ceramic capacitors for best
performance. During layout, Place the input
capacitors as close to the IN and GND pins as
possible.
5.3RFREQ(K)
(10)
TON(ns)
V (V) 0.4
IN
b) Determine Ctrim. Choose a VRAMP around
10mV-30mV for most of the applications.
V (V) VOUT (V)
R3(K) VRAMP (V)
IN
(11)
The capacitance can vary significantly with
temperature. Use capacitors with X5R or X7R
ceramic dielectrics because they are fairly stable
over a wide temperature range.
CTRIM(pF)
TON (ns)
c) Find the average feedback voltage VFB
VRAMP(V)
(12)
VFB_ AVG(V) VREF(V)
The capacitors must also have a ripple current
rating that exceeds the converter’s maximum
input ripple current. Estimate the input ripple
current as follows:
2
d) Calculate Rtrim to get the desired output
voltage:
VOUT
VOUT
VOUT (V)
(16)
ICIN IOUT
(1
)
Ro(K) (
1)10(K)
V
V
VFB _ AVG(V)
(13)
IN
IN
The worst-case condition occurs at VIN = 2VOUT
,
where:
RO(K)300(K)
300(K)RO(K)
(14)
RTRIM(K)
IOUT
ICIN
(17)
2
Setting the Output Voltage-Large ESR
Capacitors
If one or more piece of the output capacitors
have large ESR, then there is no need of external
RAMP. Otherwise, it’ll generate group pulses
MPM3682 Rev. 1.02
7/11/2016
www.MonolithicPower.com
MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2016 MPS. All Rights Reserved.
16
MPM3682 – 18V 10A STEP-DOWN POWER MODULE
PCB Layout Recommendations
For simplification, choose an input capacitor with
an RMS current rating that exceeds half the
maximum load current.
1. Place the input/output capacitors on the same
side of the MPM3682, and as close to the
MPM3682 package as possible.
The input capacitance value determines the
converter input voltage ripple. Select a capacitor
value that meets any input voltage ripple
requirements.
2. A solid system ground layer is required to be
placed immediately below the surface layer with
the MPM3682.
Estimate the input voltage ripple as follows:
3. Thermal VIAs (18 mil diameter and 8 mil hole
size) are required to be placed underneath the
GND, IN and VOUT pads, as well as the edges
of the MPM3682 and the input/output capacitors.
IOUT
VOUT
VOUT
(18)
V
(1
)
IN
FSW CIN
V
V
IN
IN
The worst-case condition occurs at VIN = 2VOUT
where:
,
4. Keep the DC_trim traces as short as possible.
IOUT
4 FSW CIN
1
(19)
V
IN
Ctrim
Rtrim
AGND
SW
SW
BST
AGND
SW
SW
VCC
PG
SW
SW
AGND
SS
N/C
VOUT
DCtrim>
FREQ>
EN
VOUT
VOUT
VOUT
VOUT
N/C
>FERQ
VIN
VIN
CIN1
COUT1
COUT2
CIN2
CIN3
COUT3
Figure 10
MPM3682 Rev. 1.02
7/11/2016
www.MonolithicPower.com
MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2016 MPS. All Rights Reserved.
17
MPM3682 – 18V 10A STEP-DOWN POWER MODULE
Typical Design Parameter Table
The following table (Table 2) includes the recommended component values for typical designs.
Ref
1
2
3
4
5
6
7
8
Vin (V) Vout (V) Rtrim (KΩ)
Ctrim (pF)
560
560
560
560
220
330
560
560
560
560
270
270
680
680
560
560
330
330
560
560
560
560
470
330
680
680
680
680
330
270
330
330
270
270
390
390
180
150
Rfreq (KΩ)
NS
fs (KHz)
400
400
600
600
1000
1000
300
300
500
Cout (uF) Ripple (mV)
12
12
12
12
12
12
12
12
12
12
12
12
12
12
12
12
12
12
12
12
12
12
12
12
12
12
12
12
12
12
12
12
12
12
12
12
12
12
1
1
1
1
1
1
6.49
6.49
6.49
6.49
6.49
6.49
10
10
10
10
10
5X47
3X47
5X47
3X47
3X47
5X47
5X47
3X47
5X47
3X47
5X47
3X47
5X47
3X47
5X47
3X47
5X47
3X47
5X47
3X47
5X47
3X47
5X47
3X47
5X47
3X47
5X47
3X47
5X47
3X47
5X47
7X47
5X47
3X47
5X47
7X47
5X47
3X47
11.6
16.4
5.0
7.6
3.8
NS
300
300
178
178
649
649
NS
2.2
1.2
1.2
1.2
1.2
1.2
1.2
1.5
1.5
1.5
1.5
1.5
1.5
1.8
1.8
1.8
1.8
1.8
1.8
2.5
2.5
2.5
2.5
2.5
2.5
3.3
3.3
3.3
3.3
5
24.0
38.4
11.2
14.8
3.2
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
33
34
35
36
39
40
41
42
NS
500
200
200
806
806
NS
1000
1000
300
300
600
10
15
15
15
4.6
32.8
46.0
8.4
11.6
5.8
15
NS
600
15.8
15.8
21
21
21
21
21
21
34
243
243
750
750
NS
1000
1000
400
400
750
7.0
25.4
49.6
7.6
9.4
8.8
NS
750
301
301
1000
1000
698
715
432
432
909
909
549
549
1350
1350
909
909
1000
1000
400
400
600
12.4
34.2
46.4
18.8
25.2
9.8
13.0
31.6
21.2
6.0
10.2
49.2
36.0
20.8
28.8
34
35.7
35.7
34
600
1000
1000
600
34
49.9
49.9
49.9
49.9
90.9
90.9
90.9
90.9
600
1000
1000
600
600
1000
1000
5
5
5
Table 2: Typical Design Examples
MPM3682 Rev. 1.02
7/11/2016
www.MonolithicPower.com
MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2016 MPS. All Rights Reserved.
18
MPM3682 – 18V 10A STEP-DOWN POWER MODULE
PACKAGE INFORMATION
QFN-57 (12mmx12mmx4mm)
NOTE 2
PIN 1 ID
0.425x45° TYP.
PIN 1 ID
MARKING
PIN 1 ID
INDEX AREA
TOP VIEW
BOTTOM VIEW
SIDE VIEW
NOTE 2
NOTE:
0.425x45°
1) ALL DIMENSIONS ARE IN MILLIMETERS.
2) SHADED AREA IS THE KEEP-OUT ZONE. ANY
PCB METAL TRACE AND VIA ARE NOT
ALLOWED TO CONNECT TO THIS AREA
ELECTRICALLY OR MECHANICALLY.
3) EXPOSED PADDLE SIZE DOES NOT INCLUDE
MOLD FLASH.
4) LEAD COPLANARITY SHALL BE 0.10
MILLIMETERS MAX.
5) JEDEC REFERENCE IS MO-220.
6) DRAWING IS NOT TO SCALE.
RECOMMENDED LAND PATTERN
NOTICE: The information in this document is subject to change without notice. Users should warrant and guarantee that third
party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not
assume any legal responsibility for any said applications.
MPM3682 Rev. 1.02
7/11/2016
www.MonolithicPower.com
MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2016 MPS. All Rights Reserved.
19
相关型号:
MPM3804
0.6A, 5.5V Input Step-Down Module Synchronous Regulator with Integrated Inductor in Ultra-Small 2x2x0.9mm QFN Package
MPS
MPM3804GG
0.6A, 5.5V Input Step-Down Module Synchronous Regulator with Integrated Inductor in Ultra-Small 2x2x0.9mm QFN Package
MPS
MPM3804GG-12
0.6A, 5.5V Input Step-Down Module Synchronous Regulator with Integrated Inductor in Ultra-Small 2x2x0.9mm QFN Package
MPS
MPM3804GG-15
0.6A, 5.5V Input Step-Down Module Synchronous Regulator with Integrated Inductor in Ultra-Small 2x2x0.9mm QFN Package
MPS
MPM3804GG-18
0.6A, 5.5V Input Step-Down Module Synchronous Regulator with Integrated Inductor in Ultra-Small 2x2x0.9mm QFN Package
MPS
MPM3804GG-25
0.6A, 5.5V Input Step-Down Module Synchronous Regulator with Integrated Inductor in Ultra-Small 2x2x0.9mm QFN Package
MPS
MPM3804GG-33
0.6A, 5.5V Input Step-Down Module Synchronous Regulator with Integrated Inductor in Ultra-Small 2x2x0.9mm QFN Package
MPS
©2020 ICPDF网 联系我们和版权申明