MX23L8111 [Macronix]
8M-BIT MASK ROM(8/16 BIT OUTPUT); 8M - BIT MASK ROM ( 8/16位输出)![MX23L8111](http://pdffile.icpdf.com/pdf1/p00118/img/icpdf/MX23L8111_647004_icpdf.jpg)
型号: | MX23L8111 |
厂家: | ![]() |
描述: | 8M-BIT MASK ROM(8/16 BIT OUTPUT) |
文件: | 总11页 (文件大小:772K) |
中文: | 中文翻译 | 下载: | 下载PDF数据表文档文件 |
![](http://public.icpdf.com/style/img/ads.jpg)
MX23L8111
8M-BIT MASK ROM(8/16 BIT OUTPUT)
FEATURES
ORDER INFORMATION
• Bit organization
Part No.
Access
Page
Package
- 1M x 8 (byte mode)
- 512K x 16 (word mode)
• Fast access time
- Random access: 100ns (max.)
- Page access: 30ns (max.)
• Current
- Operating: 20mA
- Standby: 20uA
• Supply voltage
- 100ns @3.0V ~ 3.6V
- 120ns @2.7V ~ 3.6V
• Package
- 44 pin SOP (500mil)
- 42 pin PDIP (600mil)
- 48 pin TSOP (type 1)
- 44 pin TSOP (type 2)
Time Access Time
MX23L8111MC-10 100ns
MX23L8111MC-12 120ns
MX23L8111PC-10 100ns
MX23L8111PC-12 120ns
MX23L8111TC-10 100ns
MX23L8111TC-12 120ns
MX23L8111RC-10 100ns
MX23L8111RC-12 120ns
MX23L8111YC-10 100ns
MX23L8111YC-12 120ns
30ns
60ns
30ns
60ns
50ns
60ns
50ns
60ns
50ns
60ns
44 pin SOP
44 pin SOP
42 pin PDIP
42 pin PDIP
48 pin TSOP
48 pin TSOP
48 pin RTSOP
48 pin RTSOP
44 pin TSOP
44 pin TSOP
Note: 48-TSOP and 48-RTSOP support word mode only, not
for byte mode.
PIN CONFIGURATION
44 SOP/44TSOP
42PDIP
48TSOP (for word mode only)
1
2
3
4
5
6
7
8
NC
A16
A15
A14
A13
A12
A11
A10
A9
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
VSS
VSS
D15
D7
D14
D6
D13
D5
D12
D4
VCC
VCC
NC
D11
D3
D10
D2
D9
NC
44
NC
NC
A8
A9
A18
A17
A7
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
24
23
22
1
NC
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
24
23
A8
2
A18
A17
A7
A6
A5
A4
A3
A2
A1
A9
3
A10
A11
A12
A13
A14
A15
A16
BYTE
VSS
D15/A-1
D7
A6
4
9
A10
A11
A12
A13
A14
A15
A16
BYTE
VSS
D15/A-1
D7
D14
D6
D13
D5
D12
D4
VCC
A5
5
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
A8
NC
VSS
NC
A18
A17
A7
A6
A5
A4
A3
A4
6
A3
MX23L8111
(Normal Type)
7
A2
8
A1
9
A0
10
11
12
13
14
15
16
17
18
19
20
21
A0
CE
VSS
OE
D0
D1
D8
D0
OE
VSS
VSS
CE
VSS
OE
D0
D8
D1
D9
D2
D10
D3
D11
A2
A1
A0
CE
D14
D6
D8
D1
48 ReverseTSOP (for word mode only)
D13
D5
D9
D2
48
47
46
45
44
43
42
41
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
NC
A16
A15
A14
A13
A12
A11
A10
A9
VSS
VSS
D15
D7
D14
D6
D13
D5
D12
D4
VCC
VCC
NC
D11
D3
D10
D2
D9
D1
D8
D0
OE
VSS
VSS
D12
D4
D10
D3
VCC
D11
40
39
38
A8
NC
VSS
NC
A18
A17
A7
A6
A5
A4
A3
37
36
35
34
33
32
31
30
29
28
27
26
25
MX23L8111
(Reverse Type)
A2
A1
A0
CE
P/N:PM0412
REV. 2.3, JUN. 19, 2003
1
MX23L8111
PIN DESCRIPTION
MODE SELECTION
Symbol Pin Function
A0~A18 Address Inputs
D0~D14 Data Outputs
D15/A-1 D15(Word Mode)/LSB Address (Byte
Mode)
CE OE Byte D15/A-1 D0~D7 D8~D15 Mode Power
H
L
L
L
X
H
L
X
X
H
L
X
X
High Z High Z
High Z High Z
-
-
Stand-by
Active
Output D0~D7 D8~D15 Word
Input D0~D7 High Z Byte
Active
L
Active
CE
Chip Enable Input
Output Enable Input
Word/Byte Mode Selection
Power Supply Pin
Ground Pin
OE
Byte
VCC
VSS
NC
No Connection
BLOCK DIAGRAM
A0/(A-1)
A2
D0
A3
Address
Buffer
Memory
Array
Page
Page
Double
Word
Output
Buffer
Buffer
Decoder
D15/(D7)
A18
CE
BYTE
OE
ABSOLUTE MAXIMUM RATINGS
Item
Symbol
Ratings
Voltage on any Pin Relative to VSS
Ambient OperatingTemperature
Storage Temperature
VIN
-1.3V to VCC+2.0V (Note)
0°C to 70°C
Topr
Tstg
-65°C to 125°C
Note: Minimum DC voltage on input or I/O pins is -0.5V.
During voltage transitions, inputs may undershoot VSS
to -1.3V for periods of up to 20ns. Maximum DC voltage
on input or I/O pins is VCC+0.5V. During voltage transi-
tions, input may overshoot VCC to VCC+2.0V for peri-
ods of up to 20ns.
P/N:PM0412
REV. 2.3, JUN. 19, 2003
2
MX23L8111
DC CHARACTERISTICS (Ta = 0° C ~ 70°C, VCC = 3.3V±10%)
Item
Symbol
VOH
VOL
MIN.
MAX.
-
Conditions
IOH = -0.4mA
IOL = 1.6mA
Output High Voltage
Output Low Voltage
Input High Voltage
Input Low Voltage
Input Leakage Current
Output Leakage Current
Operating Current
Standby Current (TTL)
Standby Current (CMOS)
Input Capacitance
Output Capacitance
24V
-
0.4V
VCC+0.3V
0.8V
5uA
VIH
2.2V
VIL
-0.3V
ILI
-
-
-
-
-
-
-
0V, VCC
ILO
5uA
0V, VCC
ICC1
ISTB1
ISTB2
CIN
20mA
1mA
20uA
10pF
10pF
f=10MHz, all output open
CE=VIH
CE> VCC - 0.2V
Ta = 25° C, f = 1MHZ
Ta = 25° C, f = 1MHZ
COUT
AC CHARACTERISTICS (Ta = 0° C ~ 70°C, VCC = 3.3V±10%)
Item
Symbol
23L8111-10
23L8111-12
MIN.
MAX.
MIN.
MAX.
-
Read Cycle Time
tRC
tAA
tACE
tPA
100ns
-
120ns
Address Access Time
Chip Enable Access Time
Page Mode Access Time
Output Enable Time
-
100ns
100ns
30ns*
30ns*
-
-
120ns
120ns
60ns
60ns
-
-
-
-
-
tOE
tOH
tHZ
-
-
Output Hold After Address
Output High Z Delay
0ns
-
0ns
-
20ns
20ns
Note:Output high-impedance delay (tHZ) is measured from OE or CE going high, and this parameter guaranteed by
design over the full voltage and temperature operating range - not tested.
* For 100ns speed grade, tPA and tOE spec are 30ns for PDIP and SOP package types, but 50ns forTSOP package
type.
AC Test Conditions
IOH (load)=-0.4mA
Input Pulse Levels
Input Rise and Fall Times
Input Timing Level
Output Timing Level
Output Load
0.4V~2.4V
10ns
DOUT
1.4V
1.4V
IOL (load)=1.6mA
C<100pF
See Figure
Note:No output loading is present in tester load board.
Active loading is used and under software programming control.
Output loading capacitance includes load board's and all stray capacitance.
P/N:PM0412
REV. 2.3, JUN. 19, 2003
3
MX23L8111
TIMING DIAGRAM
RANDOM READ
ADD
ADD
ADD
ADD
tRC
tACE
CE
OE
tOE
tHZ
tOH
tAA
VALID
VALID
VALID
DATA
PAGE READ
A3-A18
VALID ADD
2'nd ADD
tPA
3'rd ADD
(A-1),A0,A1,A2
1'st ADD
tAA
VALID
VALID
VALID
DATA
Note: CE, OE are enable.
Page size is 8 words in 16-bit mode, 16 bytes in 8-bit mode.
P/N:PM0412
REV. 2.3, JUN. 19, 2003
4
MX23L8111
PACKAGE INFORMATION
P/N:PM0412
REV. 2.3, JUN. 19, 2003
5
MX23L8111
P/N:PM0412
REV. 2.3, JUN. 19, 2003
6
MX23L8111
P/N:PM0412
REV. 2.3, JUN. 19, 2003
7
MX23L8111
P/N:PM0412
REV. 2.3, JUN. 19, 2003
8
MX23L8111
P/N:PM0412
REV. 2.3, JUN. 19, 2003
9
MX23L8111
REVISION HISTORY
Revision
1.8
1.9
Description
Add new 44pin TSOP(type2)
Page
Date
JUL/17/1998
JAN/22/1999
Output hold after address (tOH) spec is revised as 0ns(min.)
120ns speed grade's voltage range is revised as 2.7V~3.6V
Add Package Information
Modify page access:50ns(max.)-->30ns(max.)
Modify Package Information
P3
P1
P5~9
P1,3
P5~9
P5
2.0
2.1
2.2
2.3
NOV/23/2001
MAY/24/2002
NOV/21/2002
JUN/19/2003
Modify 42-PDIP Package Information
P/N:PM0412
REV. 2.3, JUN. 19, 2003
10
MX23L8111
MACRONIX INTERNATIONALCO., LTD .
Headquarters:
TEL:+886-3-578-6688
FAX:+886-3-563-2888
Europe Office :
TEL:+32-2-456-8020
FAX:+32-2-456-8021
Hong Kong Office :
TEL:+86-755-834-335-79
FAX:+86-755-834-380-78
Japan Office :
Kawasaki Office :
TEL:+81-44-246-9100
FAX:+81-44-246-9105
Osaka Office :
TEL:+81-6-4807-5460
FAX:+81-6-4807-5461
Singapore Office :
TEL:+65-6346-5505
FAX:+65-6348-8096
Taipei Office :
TEL:+886-2-2509-3300
FAX:+886-2-2509-2200
MACRONIX AMERICA, INC.
TEL:+1-408-262-8887
FAX:+1-408-262-8810
http : //www.macronix.com
MACRONIX INTERNATIONAL CO., LTD. reserves the right to change product and specifications without notice.
相关型号:
©2020 ICPDF网 联系我们和版权申明