UPD750004CU [NEC]
4 BIT SINGLE-CHIP MICROCONTROLLER; 4位单芯片微控制器型号: | UPD750004CU |
厂家: | NEC |
描述: | 4 BIT SINGLE-CHIP MICROCONTROLLER |
文件: | 总84页 (文件大小:715K) |
中文: | 中文翻译 | 下载: | 下载PDF数据表文档文件 |
DATA SHEET
MOS INTEGRATED CIRCUIT
µPD750004,750006,750008,750004(A),750006(A),750008(A)
4 BIT SINGLE-CHIP MICROCONTROLLER
The µPD750008 is one of the 75XL series 4-bit single-chip microcontrollers, which provide data processing
capability equal to that of an 8-bit microcontroller.
The µPD750008 is an advanced model of the µPD75008. It features an enhanced CPU function and enables high-
speed operation at a low voltage of 2.2 V. It can be substituted for the µPD75008. In addition, it is best suited to
applications using batteries. The µPD750008(A) has a higher reliability than the µPD750008.
A built-in one-time PROM product, µPD75P0016, is also available. It is suitable for small-scale production and
evaluation of application systems.
The following user’s manual describes the details of the functions of the µPD750008. Be sure to read it
before designing application systems.
µPD750008 User’s Manual: U10740E
FEATURES
• Capable of low-voltage operation: VDD = 2.2 to 5.5 V
• Internal memory
•
Function for specifying the instruction execution time
(useful for high-speed operation and saving power)
0.95 µs, 1.91 µs, 3.81 µs, 15.3 µs (when operating at
4.19 MHz)
Program memory (ROM)
: 4096 × 8 bits (µPD750004 and µPD750004(A))
: 6144 × 8 bits (µPD750006 and µPD750006(A))
: 8192 × 8 bits (µPD750008 and µPD750008(A))
Data memory (RAM)
0.67 µs, 1.33 µs, 2.67 µs, 10.7 µs (when operating at
6.0 MHz)
122 µs (when operating at 32.768 kHz)
• Enhanced timer function (4 channels)
• Can be easily substituted for the µPD75008 because
this product succeeds to the functions and instructions
of the µPD75008.
: 512 × 4 bits
APPLICATIONS
• µPD750004, µPD750006, and µPD750008
Cordless telephones, radio devices, audio products, and home electric appliances
• µPD750004(A), µPD750006(A), and µPD750008(A)
Electrical equipment for automobiles
The µPD750004, µPD750006, µPD750008, µPD750004(A), µPD750006(A), and µPD750008(A) differ only in
quality grade. In this manual, the µPD750008 is described unless otherwise specified. Users of other than the
µPD750008 should read µPD750008 as referring to the pertinent product.
When the description differs among µPD750004, µPD750006, and µPD750008, they also refer to the pertinent
(A) products.
µPD750004 → µPD750004(A), µPD750006 → µPD750006(A), µPD750008 → µPD750008(A)
The information in this document is subject to change without notice.
Document No. U10738EJ3V0DS00 (3rd edition)
Date Published February 1997 J
Printed in Japan
The mark
shows major revised points.
1994
©
µPD750004, 750006, 750008, 750004(A), 750006(A), 750008(A)
ORDERING INFORMATION
Part number
Package
Quality grade
µPD750004CU-×××
42-pin plastic shrink DIP (600 mil, 1.778 mm pitch)
44-pin plastic QFP (10 × 10 mm, 0.8 mm pitch)
42-pin plastic shrink DIP (600 mil, 1.778 mm pitch)
44-pin plastic QFP (10 × 10 mm, 0.8 mm pitch)
42-pin plastic shrink DIP (600 mil, 1.778 mm pitch)
44-pin plastic QFP (10 × 10 mm, 0.8 mm pitch)
42-pin plastic shrink DIP (600 mil, 1.778 mm pitch)
44-pin plastic QFP (10 × 10 mm, 0.8 mm pitch)
42-pin plastic shrink DIP (600 mil, 1.778 mm pitch)
44-pin plastic QFP (10 × 10 mm, 0.8 mm pitch)
42-pin plastic shrink DIP (600 mil, 1.778 mm pitch)
44-pin plastic QFP (10 × 10 mm, 0.8 mm pitch)
Standard
Standard
Standard
Standard
Standard
Standard
Special
µPD750004GB-×××-3BS-MTX
µPD750006CU-×××
µPD750006GB-×××-3BS-MTX
µPD750008CU-×××
µPD750008GB-×××-3BS-MTX
µPD750004CU(A)-×××
µPD750004GB(A)-×××-3BS-MTX
µPD750006CU(A)-×××
Special
Special
µPD750006GB(A)-×××-3BS-MTX
µPD750008CU(A)-×××
Special
Special
µPD750008GB(A)-×××-3BS-MTX
Special
Remark ××× is a mask ROM code number.
Please refer to "Quality Grades on NEC Semiconductor Devices" (Document No. C11531E) published by
NEC Corporation to know the specification of quality grade on the devices and its recommended applications.
DIFFERENCES BETWEEN µPD75000× AND µPD75000×(A)
Product number
µPD750004(A)
µPD750006(A)
µPD750008(A)
µPD750004
µPD750006
µPD750008
Item
Quality grade
Standard
Special
2
µPD750004, 750006, 750008, 750004(A), 750006(A), 750008(A)
FUNCTIONS
Function
Item
• 0.95, 1.91, 3.81, 15.3 µs (when the main system clock operates at 4.19 MHz)
• 0.67, 1.33, 2.67, 10.7 µs (when the main system clock operates at 6.0 MHz)
• 122 µs (when the subsystem clock operates at 32.768 kHz)
Command execution
time
4096 × 8 bits (µPD750004)
6144 × 8 bits (µPD750006)
8192 × 8 bits (µPD750008)
512 × 4 bits
Internal memory
ROM
RAM
General-purpose
register
• When operating in 4 bits: 8 × 4 banks
• When operating in 8 bits: 4 × 4 banks
CMOS input
CMOS I/O
I/O port
8
Can incorporate 7 pull-up resistors that are specified with the software.
18
Can directly drive the LED.
Can incorporate 18 pull-up resistors that are specified with the software.
N-ch open
drain I/O
8
Can directly drive the LED.
Can withstand 13 V.
Can incorporate pull-up resistors that are specified with the mask option.
Total
34
Timer
4 channels
• 8-bit timer/event counter: 1 channel
• 8-bit timer counter: 1 channel
• Basic interval timer/watchdog timer: 1 channel
• lock timer: 1 channel
• Three-wire serial I/O mode ... switchable between the start LSB and the start MSB
Serial interface
• Two-wire serial I/O mode
• SBI mode
16 bits
Bit sequential buffer (BSB)
Clock output (PCL)
• Φ, 524 kHz, 262 kHz, 65.5 kHz (when the main system clock operates at 4.19 MHz)
• Φ, 750 kHz, 375 kHz, 93.8 kHz (when the main system clock operates at 6.0 MHz)
• 2 kHz, 4 kHz, 32 kHz (when the main system clock operates at 4.19 MHz or when the
subsystem clock operates at 32.768 kHz)
Buzzer output (BUZ)
• 2.93 kHz, 5.86 kHz, 46.9 kHz (when the main system clock operates at 6.0 MHz)
External :
Internal :
3
4
Vectored interrupt
Test input
External :
Internal :
1
1
• Ceramic or crystal oscillator for main system clock
• Crystal oscillator for subsystem clock
System clock oscillator
Standby
STOP/HALT mode
TA = -40 to +85 °C
Operating ambient
temperature range
VDD = 2.2 to 5.5 V
Supply voltage
Package
42-pin plastic shrink DIP (600 mil, 1.778 mm pitch)
44-pin plastic QFP (10 × 10 mm, 0.8 mm pitch)
3
µPD750004, 750006, 750008, 750004(A), 750006(A), 750008(A)
CONTENTS
1. PIN CONFIGURATION (TOP VIEW) .........................................................................................
2. BLOCK DIAGRAM......................................................................................................................
3. PIN FUNCTIONS.........................................................................................................................
6
8
9
9
3.1
3.2
3.3
3.4
PORT PINS ......................................................................................................................................
NON-PORT PINS ............................................................................................................................
PIN INPUT/OUTPUT CIRCUITS.....................................................................................................
CONNECTION OF UNUSED PINS ................................................................................................
10
11
13
4. Mk Ι MODE/Mk ΙΙ MODE SWITCH FUNCTION ........................................................................ 14
4.1
4.2
DIFFERENCES BETWEEN Mk Ι MODE AND Mk ΙΙ MODE ........................................................
14
15
SETTING OF THE STACK BANK SELECTION REGISTER (SBS) ............................................
5. MEMORY CONFIGURATION ..................................................................................................... 16
6. PERIPHERAL HARDWARE FUNCTIONS ................................................................................ 21
6.1
6.2
6.3
6.4
6.5
6.6
6.7
6.8
6.9
DIGITAL I/O PORTS .......................................................................................................................
CLOCK GENERATOR ....................................................................................................................
CONTROL FUNCTIONS OF SUBSYSTEM CLOCK OSCILLATOR............................................
CLOCK OUTPUT CIRCUIT ............................................................................................................
BASIC INTERVAL TIMER/WATCHDOG TIMER...........................................................................
CLOCK TIMER ................................................................................................................................
TIMER/EVENT COUNTER..............................................................................................................
SERIAL INTERFACE ......................................................................................................................
BIT SEQUENTIAL BUFFER ...........................................................................................................
21
21
23
24
25
26
27
30
32
7. INTERRUPT FUNCTIONS AND TEST FUNCTIONS ................................................................ 33
8. STANDBY FUNCTION................................................................................................................ 35
9. RESET FUNCTION ..................................................................................................................... 36
10. MASK OPTION ........................................................................................................................... 39
11. INSTRUCTION SET .................................................................................................................... 40
12. ELECTRICAL CHARACTERISTICS .......................................................................................... 53
13. CHARACTERISTIC CURVE (REFERENCE VALUES)............................................................. 67
4
µPD750004, 750006, 750008, 750004(A), 750006(A), 750008(A)
14. PACKAGE DRAWINGS.............................................................................................................. 70
15. RECOMMENDED SOLDERING CONDITIONS ......................................................................... 73
APPENDIX A FUNCTIONS OF THE µPD75008, µPD750008, AND µPD75P0016...................... 74
APPENDIX B DEVELOPMENT TOOLS .......................................................................................... 76
APPENDIX C RELATED DOCUMENTS.......................................................................................... 80
5
µPD750004, 750006, 750008, 750004(A), 750006(A), 750008(A)
1. PIN CONFIGURATION (TOP VIEW)
•
42-pin plastic shrink DIP (600 mil, 1.778 mm pitch)
µPD750004CU-×××, µPD750004CU(A)-×××
µPD750006CU-×××, µPD750006CU(A)-×××
µPD750008CU-×××, µPD750008CU(A)-×××
XT1
XT2
1
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
24
23
22
V
SS
2
P40
RESET
X1
3
P41
4
P42
X2
5
P43
P33
6
P50
P32
7
P51
P31
8
P52
P30
9
P53
P81
10
11
12
13
14
15
16
17
18
19
20
21
P60/KR0
P61/KR1
P62/KR2
P63/KR3
P70/KR4
P71/KR5
P72/KR6
P73/KR7
P20/PTO0
P21/PTO1
P22/PCL
P23/BUZ
P80
P03/SI/SB1
P02/SO/SB0
P01/SCK
P00/INT4
P13/TI0
P12/INT2
P11/INT1
P10/INT0
IC
V
DD
IC : Internally connected (Connect directly to VDD.)
6
µPD750004, 750006, 750008, 750004(A), 750006(A), 750008(A)
•
44-pin plastic QFP (10 × 10 mm, 0.8 mm pitch)
µPD750004GB-×××-3BS-MTX, µPD750004GB(A)-×××-3BS-MTX
µPD750006GB-×××-3BS-MTX, µPD750006GB(A)-×××-3BS-MTX
µPD750008GB-×××-3BS-MTX, µPD750008GB(A)-×××-3BS-MTX
44 43 42 41 40 39 38 37 36 35 34
P72/KR6
P71/KR5
P70/KR4
P63/KR3
P62/KR2
P61/KR1
P60/KR0
P53
1
33
32
31
30
29
28
27
26
25
24
23
P13/TI0
P00/INT4
P01/SCK
P02/SO/SB0
P03/SI/SB1
P80
2
3
4
5
6
7
P81
8
P30
P52
9
P31
P51
10
11
P32
P50
P33
12 13 14 15 16 17 18 19 20 21 22
IC : Internally connected (Connect directly to VDD.)
PIN NAMES
P00 - 03
P10 - 13
P20 - 23
P30 - 33
P40 - 43
P50 - 53
P60 - 63
P70 - 73
P80, 81
:
:
:
:
:
:
:
:
:
Port 0
SO
:
:
:
:
Serial Output
Serial Data Bus 0, 1
Reset
Port 1
Port 2
Port 3
Port 4
Port 5
Port 6
Port 7
Port 8
SB0, SB1
RESET
TI0
Timer Input 0
PTO0, PTO1 : Programmable Timer Output 0, 1
BUZ
:
:
:
:
:
:
:
:
Buzzer Clock
PCL
Programmable Clock
INT0, 1, 4
INT2
External Vectored Interrupt 0, 1, 4
External Test Input 2
KR0 - KR7 : Key Return 0 - 7
X1, X2
XT1, XT2
NC
Main System Clock Oscillation 1, 2
Subsystem Clock Oscillation 1, 2
No Connection
SCK
SI
:
:
Serial Clock
Serial Input
IC
Internally Connected
7
µPD750004, 750006, 750008, 750004(A), 750006(A), 750008(A)
2. BLOCK DIAGRAM
BIT SEQ.
BUFFER (16)
BASIC INTERVAL
TIMER/
WATCHDOG
TIMER
PROGRAM
COUNTER
INTBT
SP (8)
PORT 0
PORT 1
4
4
P00 - P03
P10 - P13
CY
SBS
8-BIT
TI0/P13
ALU
TIMER/EVENT
COUNTER #0
PTO0/P20
BANK
INTT0 TOUT0
PORT 2
PORT 3
PORT 4
PORT 5
4
4
4
4
8-BIT TIMER
COUNTER #1
P20 - P23
P30 - P33
PTO1/P21
GENERAL
REGISTER
INTT1
PROGRAM
MEMORYNote
(ROM)
SI/SB1/P03
SO/SB0/P02
SCK/P01
CLOCKED
SERIAL
INTERFACE
DECODE
AND
CONTROL
DATA
MEMORY
(RAM)
P40 - P43
P50 - P53
512 × 4 BITS
INTCSI
TOUT0
INT0/P10
INT1/P11
INT2/P12
INTERRUPT
CONTROL
PORT 6
PORT 7
PORT 8
4
4
2
P60 - P63
P70 - P73
P80, P81
INT4/P00
KR0/P60-
KR7/P73
8
fx/2N
CPU CLOCK
Φ
SYSTEM CLOCK
GENERATOR
WATCH
TIMER
CLOCK
OUTPUT
CONTROL
BUZ/P23
CLOCK
DIVIDER
STAND BY
CONTROL
SUB
MAIN
INTW
PCL/P22
IC
V
XT1 XT2
X1 X2
DD VSS RESET
Note The ROM capacity depends on the product.
8
µPD750004, 750006, 750008, 750004(A), 750006(A), 750008(A)
3. PIN FUNCTIONS
3.1 PORT PINS
8-bit
I/O
I/O circuit
typeNote 1
Shared
pin
Input/
When reset
Input
Pin name
Function
output
Input
I/O
B
P00
P01
P02
P03
P10
P11
P12
P13
P20
P21
P22
P23
INT4
SCK
SO/SB0
SI/SB1
INT0
INT1
INT2
TI0
4-bit input port (PORT0).
×
For P01 - P03, built-in pull-up resistors
can be connected by software in units
of 3 bits.
F
-A
F
M
B
-B
-C
-C
I/O
I/O
Input
Input
Input
Input
4-bit input port (PORT1).
×
×
Built-in pull-up resistors can be
connected by software in units of 4 bits.
A noise eliminator can be selected only
when the P10/INT0 pin is used.
PTO0
PTO1
PCL
E-B
I/O
4-bit I/O port (PORT2).
Built-in pull-up resistors can be
connected by software in units of 4 bits.
BUZ
-
E-B
M-D
M-D
I/O
I/O
I/O
I/O
Programmable 4-bit I/O port (PORT3).
I/O can be specified bit by bit. Built-in
pull-up resistors can be connected by
software in units of 4 bits.
P30 - P33
×
P40 - P43Notes 2
-
-
High level (when
pull-up resistors
are provided) or
high impedance
N-ch open-drain 4-bit I/O port (PORT4).
A pull-up resistor can be provided bit by
bit (mask option). Withstand voltage is
13 V in open-drain mode.
P50 - P53Notes 2
High level (when
pull-up resistors
are provided) or
high impedance
N-ch open-drain 4-bit I/O port (PORT5).
A pull-up resistor can be provided bit by
bit (mask option). Withstand voltage is
13 V in open-drain mode.
F
Input
Input
Input
-A
-A
Programmable 4-bit I/O port (PORT6).
I/O can be specified bit by bit. Built-in
pull-up resistors can be connected by
software in units of 4 bits.
P60
P61
P62
P63
P70
P71
P72
P73
P80
P81
KR0
KR1
KR2
KR3
KR4
KR5
KR6
KR7
-
F
I/O
I/O
4-bit I/O port (PORT7).
Built-in pull-up resistors can be
connected by software in units of 4 bits.
×
E-B
2-bit I/O port (PORT8).
Built-in pull-up resistors can be
connected by software in units of 2
bits.
-
Notes 1. The circle (
) indicates the Schmitt trigger input.
2. When pull-up resistors that can be specified with the mask option are not incorporated (when pins are used
as N-ch open-drain input ports), the input leak low current increases when an input instruction or bit
operation instruction is executed.
9
µPD750004, 750006, 750008, 750004(A), 750006(A), 750008(A)
3.2 NON-PORT PINS
Input/
Shared
pin
I/O circuit
typeNote 1
Pin name
Function
When reset
Input
output
B
TI0
Input
P13
Inputs external event pulse to the timer/event
counter
-C
PTO0
PTO1
PCL
Output
P20
P21
P22
P23
Timer/event counter output
Timer counter output
Clock output
Input
E-B
BUZ
Arbitrary frequency output (for buzzer output or
system clock trimming)
F
F
SCK
I/O
P01
P02
Serial clock I/O
Input
-A
-B
SO/SB0
Serial data output
Serial data bus I/O
M
SI/SB1
INT4
P03
P00
P10
Serial data input
-C
Serial data bus I/O
Input
Input
Edge detection vectored interrupt input (both
rising and falling edges are detected)
B
B
INT0
Edge detection vectored interrupt input
-C
Input
Note 2
(detection edge selectable). A noise eliminator
can be selected when INT0/P10 is used.
Note 3
Note 3
INT1
P11
P12
INT2
Input
I/O
Rising edge detection testable input
KR0 - KR3
KR4 - KR7
X1
P60 - P63 Falling edge detection testable input
Input
Input
-
F
-A
-A
I/O
Falling edge detection testable input
F
P70 - P73
-
Input
Crystal/ceramic connection pin for main system
clock generation. When external clock signal is
used, it is applied to X1, and its reverse phase
signal is applied to X2.
-
X2
-
XT1
Input
-
Crystal connection pin for subsystem clock
generation. When external clock signal is used, it
is applied to XT1, and it reverse phase signal is
applied to XT2.
-
-
XT2
-
XT1 can be used as a 1-bit input (test).
B
RESET
IC
Input
-
System reset input (active low)
-
-
-
-
Internally connected. (To be connected directly to
VDD)
-
VDD
-
-
-
-
Positive power supply
Ground potential
-
-
-
-
VSS
Notes 1. The circle (
) indicates the Schmitt trigger input.
2. With a noise eliminator/asynchronously selectable
3. Asynchronous
10
µPD750004, 750006, 750008, 750004(A), 750006(A), 750008(A)
3.3 PIN INPUT/OUTPUT CIRCUITS
The input/output circuit of each µPD750008 pin is shown below in a simplified manner.
Type D
Type A
V
DD
VDD
Data
P-ch
P-ch
OUT
IN
Output
disable
N-ch
N-ch
Push-pull output which can be set to high-impedance output
(off for both P-ch and N-ch)
CMOS input buffer
Type B
Type E-B
V
DD
P.U.R.
P-ch
P.U.R.
enable
IN
Data
IN/OUT
Type D
Type A
Output
disable
Schmitt trigger input with hysteresis
P.U.R.: Pull-Up Resistor
Type B-C
Type F-A
VDD
V
DD
P.U.R.
P-ch
P.U.R.
P.U.R.
enable
P.U.R.
enable
P-ch
Data
IN/OUT
Type D
Output
disable
IN
Type B
P.U.R.: Pull-Up Resistor
P.U.R.: Pull-Up Resistor
11
µPD750004, 750006, 750008, 750004(A), 750006(A), 750008(A)
Type M-C
Type F-B
V
DD
V
DD
P.U.R.
P.U.R.
P-ch
P.U.R.
enable
P-ch
P.U.R.
enable
Output
disable
(P)
V
DD
IN/OUT
P-ch
IN/OUT
Data
N-ch
Data
Output
disable
Output
disable
N-ch
Output
disable
(N)
P.U.R.: Pull-Up Resistor
P.U.R.: Pull-Up Resistor
Type M-D
VDD
P.U.R.
(Mask option)
IN/OUT
N-ch
Data
(Withstand
voltage:
+13 V)
Output
disable
V
DD
Input
instruction
P-ch
P.U.RNote
Voltage
restriction
circuit
(Withstand voltage: +13 V)
P.U.R.: Pull-Up Resistor
Note Pull-up resistor that operates only when pull-up resistors
that can be specified with the mask option are not
incorporated and an input instruction is executed.
(When the pin is low, the current flows from VDD to the pin.)
12
µPD750004, 750006, 750008, 750004(A), 750006(A), 750008(A)
3.4 CONNECTION OF UNUSED PINS
Table 3-1 Connection of Unused Pins
Pin name
Recommended connection
P00/INT4
To be connected to VSS or VDD
To be connected to VSS or VDD through a
separate resistor
P01/SCK
P02/SO/SB0
P03/SI/SB1
P10/INT0 - P12/INT2
P13/TI0
To be connected to VSS
To be connected to VSS or VDD
P20/PTO0
P21/PTO1
P22/PCL
Input state
: To be connected to VSS or VDD
through a separate resistor
Output state : To be left open
P23/BUZ
P30 - P33
P40 - P43
Input state
: To be connected to VSS
Output state : To be connected to VSS
(Do not connect to a pull-up
resistor specified with a mask
option.)
P50 - P53
P60/KR0 - P63/KR3
P70/KR4 - P73/KR7
P80, P81
Input state
: To be connected to VSS or VDD
through a separate resistor
Output state : To be left open
Note
XT1
To be connected to VSS
To be left open
Note
XT2
IC
To be connected directly to VDD
Note When the subsystem clock is not used, set SOS.0 to 1 (not to use the built-
in feedback resistor).
13
µPD750004, 750006, 750008, 750004(A), 750006(A), 750008(A)
4. Mk Ι MODE/Mk ΙΙ MODE SWITCH FUNCTION
4.1 DIFFERENCES BETWEEN Mk Ι MODE AND Mk ΙΙ MODE
The CPU of the µPD750008 has two modes (Mk Ι mode and Mk ΙΙ mode) and which mode is used is selectable.
Bit 3 of the stack bank selection register (SBS) determines the mode.
• Mk Ι mode: This mode has the upward compatibility with the µPD75008.
It can be used in the 75XL CPUs having a ROM of up to 16 KB.
• Mk ΙΙ mode: This mode is not compatible with the µPD75008.
It can be used in all 75XL CPUs, including those having a ROM of 16 KB or more.
Table 4-1 shows the differences between Mk Ι mode and Mk ΙΙ mode.
Table 4-1 Differences between Mk Ι Mode and Mk ΙΙ Mode
Mk Ι mode
2 bytes
Mk ΙΙ mode
3 bytes
Number of stack bytes in a
subroutine instruction
BRA !addr1 instruction
None
Available
CALLA !addr1 instruction
CALL !addr instruction
CALLF !faddr instruction
3 machine cycles
2 machine cycles
4 machine cycles
3 machine cycles
Caution Mk ΙΙ mode can be used to support a program area larger than 16K bytes in the 75X series or 75XL
series. This mode enhances a software compatibility with products whose program area is larger
than 16K bytes. In Mk ΙΙ mode, one more stack byte is required for execution of subroutine call
instructions per stack compared with Mk Ι mode. When a CALL !addr or CALLF !faddr instruction
is executed, it takes one more machine cycle. Therefore, Mk Ι mode should be used for applications
for which RAM efficiency or processing capabilities is more critical than a software compatibility.
14
µPD750004, 750006, 750008, 750004(A), 750006(A), 750008(A)
4.2 SETTING OF THE STACK BANK SELECTION REGISTER (SBS)
The Mk Ι mode and Mk ΙΙ mode are switched by stack bank selection register. Fig. 4-1 shows the register
configuration.
The stack bank selection register is set with a 4-bit memory operation instruction. To use the CPU in Mk Ι mode,
initialize the register to 100×BNote at the beginning of the program. To use the CPU in Mk ΙΙ mode, initialize it to
000×BNote
.
Note Specify the desired value in ×.
Fig. 4-1 Stack Bank Selection Register Format
Address
F84H
3
2
1
0
Symbol
SBS
SBS3 SBS2 SBS1 SBS0
Stack area designation
0
0
0
1
Memory bank 0
Memory bank 1
Other settings are inhibited.
0
Bit 2 must be set to 0.
Mode switching designation
0
1
Mk ΙΙ mode
Mk Ι mode
Caution The CPU operates in Mk Ι mode after the RESET signal is issued, because bit 3 of SBS is set to 1.
Set bit 3 of SBS to 0 (Mk ΙΙ mode) to use the CPU in Mk ΙΙ mode.
15
µPD750004, 750006, 750008, 750004(A), 750006(A), 750008(A)
5. MEMORY CONFIGURATION
• Program memory (ROM) : 4096 × 8 bits (0000H-0FFFH): µPD750004
6144 × 8 bits (0000H-17FFH): µPD750006
8192 × 8 bits (0000H-1FFFH): µPD750008
• 0000H to 0001H
Vector address table for holding the RBE and MBE values and program start address when a RESET signal is
issued (allowing a reset start at an arbitrary address)
• 0002H to 000DH
Vector address table for holding the RBE and MBE values and program start address for each vectored interrupt
(allowing interrupt processing to be started at an arbitrary address)
• 0020H to 007FH
Table area referenced by the GETI instruction
• Data memory (RAM)
• Data area
: 512 × 4 bits (000H to 1FFH)
• Peripheral hardware area: 128 × 4 bits (F80H to FFFH)
16
µPD750004, 750006, 750008, 750004(A), 750006(A), 750008(A)
Fig. 5-1 Program Memory Map (in µPD750004)
Address
7
6
5
0
4
0
0
0 0 0 H MBE RBE
0 0 2 H MBE RBE
0 0 4 H MBE RBE
Internal reset start address
Internal reset start address
(high-order 4 bits)
(low-order 8 bits)
(high-order 4 bits)
(low-order 8 bits)
(high-order 4 bits)
(low-order 8 bits)
0
0
0
0
INTBT/INT4
INTBT/INT4
start address
start address
INT0
INT0
start address
start address
CALLF
! faddr
instruction
entry
address
Branch address
of BR BCXA, BR
BCDE, BR !addr,
BRA !addr1Note or
CALLA !addr1Note
instruction
0 0 6 H MBE RBE
0 0 8 H MBE RBE
0 0 A H MBE RBE
0 0 C H MBE RBE
0
0
0
0
0
0
0
0
INT1
start address
start address
start address
start address
start address
start address
start address
start address
(high-order 4 bits)
(low-order 8 bits)
(high-order 4 bits)
(low-order 8 bits)
(high-order 4 bits)
(low-order 8 bits)
(high-order 4 bits)
(low-order 8 bits)
INT1
INTCSI
INTCSI
INTT0
INTT0
INTT1
INTT1
CALL !addr
instruction
subroutine entry
address
BR $addr
instruction relative
branch address
-15 to -1,
+2 to +16
BRCB
!caddr
instruction
branch
address
0 2 0 H
GETI instruction reference table
0 7 F H
0 8 0 H
Branch destination
address and
subroutine entry
address when
GETI instruction
is executed
7 F F H
8 0 0 H
F F F H
Note Can be used only in the Mk ΙΙ mode.
Remark In addition to the above, the BR PCDE and BR PCXA instructions can cause a branch to an address with
only the 8 low-order bits of the PC changed.
17
µPD750004, 750006, 750008, 750004(A), 750006(A), 750008(A)
Fig. 5-2 Program Memory Map (in µPD750006)
Address
7
6
5
0
0
0 0 0 0 H
MBE RBE
Internal reset start address
Internal reset start address
(high-order 5 bits)
(low-order 8 bits)
(high-order 5 bits)
0 0 0 2 H MBE RBE
0 0 0 4 H MBE RBE
0
0
INTBT/INT4
INTBT/INT4
INT0
start address
start address
start address
(low-order 8 bits)
(high-order 5 bits)
Branch address
of BR BCXA, BR
BCDE, BR !addr,
BRA !addr1Note or
CALLA !addr1Note
instruction
(low-order 8 bits)
(high-order 5 bits)
(low-order 8 bits)
(high-order 5 bits)
INT0
INT1
start address
start address
CALLF
!faddr
instruction
entry
0 0 0 6 H MBE RBE
0 0 0 8 H MBE RBE
0
0
address
INT1
start address
start address
CALL !addr
instruction
subroutine entry
address
INTCSI
(low-order 8 bits)
(high-order 5 bits)
(low-order 8 bits)
(high-order 5 bits)
INTCSI
INTT0
start address
start address
BR $addr
instruction relative
branch address
0 0 0 A H MBE RBE
0 0 0 C H MBE RBE
0
0
-15 to -1,
+2 to +16
INTT0
INTT1
start address
start address
(low-order 8 bits)
INTT1
BRCB !caddr
start address
instruction
branch
address
0 0 2 0 H
GETI instruction reference table
0 0 7 F H
0 0 8 0 H
Branch destination
address and
subroutine entry
address when GETI
instruction is executed
0 7 F F H
0 8 0 0 H
0 F F F H
1 0 0 0 H
BRCB !caddr
instruction
branch
address
1 7 F F H
Note Can be used only in the Mk ΙΙ mode.
Remark In addition to the above, the BR PCDE and BR PCXA instructions can cause a branch to an address with
only the 8 low-order bits of the PC changed.
18
µPD750004, 750006, 750008, 750004(A), 750006(A), 750008(A)
Fig. 5-3 Program Memory Map (in µPD750008)
Address
7
6
5
0
0
0 0 0 0 H
MBE RBE
Internal reset start address
Internal reset start address
(high-order 5 bits)
(low-order 8 bits)
(high-order 5 bits)
0 0 0 2 H MBE RBE
0 0 0 4 H MBE RBE
0
0
INTBT/INT4
INTBT/INT4
INT0
start address
start address
start address
(low-order 8 bits)
(high-order 5 bits)
Branch address
of BR BCXA, BR
BCDE, BR !addr,
BRA !addr1 or
CALLA !addr1Note
instruction
(low-order 8 bits)
(high-order 5 bits)
(low-order 8 bits)
(high-order 5 bits)
INT0
INT1
start address
start address
CALLF
!faddr
instruction
entry
0 0 0 6 H MBE RBE
0 0 0 8 H MBE RBE
0
0
address
INT1
start address
start address
CALL !addr
instruction
subroutine entry
address
INTCSI
(low-order 8 bits)
(high-order 5 bits)
(low-order 8 bits)
(high-order 5 bits)
INTCSI
INTT0
start address
start address
BR $addr
instruction relative
branch address
0 0 0 A H MBE RBE
0 0 0 C H MBE RBE
0
0
-15 to -1,
+2 to +16
INTT0
INTT1
start address
start address
(low-order 8 bits)
INTT1
BRCB !caddr
start address
instruction
branch
address
0 0 2 0 H
GETI instruction reference table
0 0 7 F H
0 0 8 0 H
Branch destination
address and
subroutine entry
address when GETI
instruction is executed
0 7 F F H
0 8 0 0 H
0 F F F H
1 0 0 0 H
BRCB !caddr
instruction
branch
address
1 F F F H
Note Can be used only in the Mk ΙΙ mode.
Remark In addition to the above, the BR PCDE and BR PCXA instructions can cause a branch to an address with
only the 8 low-order bits of the PC changed.
19
µPD750004, 750006, 750008, 750004(A), 750006(A), 750008(A)
Fig. 5-4 Data Memory Map
Data memory
Memory bank
000H
Area for
general-purpose
(32 × 4)
register
01FH
020H
0
256 × 4
(224 × 4)
Data area
Static RAM
(512 × 4)
Stack
areaNote
0FFH
100H
256 × 4
1
1FFH
F80H
Not contained
Peripheral
hardware area
128 × 4
15
FFFH
Note Memory bank 0 or 1 can be selected as the stack area.
20
µPD750004, 750006, 750008, 750004(A), 750006(A), 750008(A)
6. PERIPHERAL HARDWARE FUNCTIONS
6.1 DIGITAL I/O PORTS
The µPD750008 has the following three types of I/O port:
• 8 CMOS input pins (PORT0 and PORT1)
• 18 CMOS I/O pins (PORT2, PORT3, and PORT6 to PORT8)
• 8 N-ch open-drain I/O pins (PORT4 and PORT5)
Total: 34 pins
Table 6-1 Digital Ports and Their Features
Operation and feature
Remarks
Port name
PORT0
Function
4-bit input
Also used as INT4, SCK,
SO/SB0, or SI/SB1.
When the serial interface function is used, dual-function pins
function as output pins in some operation modes.
Also used as INT0, INTI,
INT2 or TI0.
PORT1
PORT2
4-bit input port
4-bit I/O
Also used as PTO0,
PTO1, PCL, or BUZ.
Allows input or output mode setting in units of 4 bits.
Allows input or output mode setting in units of 1 bit.
-
PORT3
PORT4
4-bit I/O (N-ch
open-drain can
withstand 13 V)
Allows input or output mode setting in
units of 4 bits. Whether to use pull-up
resistors can be specified bit by bit with
the mask option.
Ports 4 and 5 can be
paired, allowing data
I/O in units of 8 bits.
PORT5
PORT6
PORT7
PORT8
4-bit I/O
Allows input or output mode setting in
units of 1 bit.
Ports 6 and 7 can be
paired, allowing data
I/O in units of 8 bits.
Also used as one of KR0
to KR3.
Allows input or output mode setting in
units of 4 bits.
Also used as one of KR4
to KR7.
2-bit I/O
-
Allows input or output mode setting in units of 2 bits.
6.2 CLOCK GENERATOR
The clock generator generates clocks which are supplied to the peripheral hardware in the CPU. Fig. 6-1 shows
the configuration of the clock generator.
Operation of the clock generator is specified by the processor clock control register (PCC) and system clock control
register (SCC).
The main system clock and subsystem clock are used.
The instruction execution time can be made variable.
• 0.95 µs, 1.91 µs, 3.81 µs, 15.3 µs (when the main system clock is at 4.19 MHz)
• 0.67 µs, 1.33 µs, 2.67 µs, 10.7 µs (when the main system clock is at 6.0 MHz)
• 122 µs (when the subsystem clock is at 32.768 kHz)
21
µPD750004, 750006, 750008, 750004(A), 750006(A), 750008(A)
Fig. 6-1 Clock Generator Block Diagram
•
•
•
•
•
•
•
Basic interval timer (BT)
Timer/event counter
Timer counter
Serial interface
Clock timer
XT1
f
f
XT
Subsystem
clock generator
Clock timer
XT2
X1
INT0 noise eliminator
Clock output circuit
X
1/1 to 1/4096
Main system
Frequency divider
clock generator
X2
1/2 1/4 1/16
Selec-
tor
Oscillator
disable
signal
WM.3
SCC
Frequency
divider
SCC3
Selec-
tor
1/4
Φ
•
•
CPU
SCC0
INT0 noise
eliminator
Clock
•
PCC
output
circuit
PCC0
PCC1
PCC2
PCC3
4
HALT flip-flop
S
HALTNote
STOPNote
Q
R
PCC2, PCC3
clear signal
STOP flip-flop
Wait release signal from BT
RESET signal
Q
S
R
Standby release signal from
interrupt control circuit
Note Instruction execution
Remarks 1. fX = Main system clock frequency
2. fXT = Subsystem clock frequency
3. Φ = CPU clock
4. PCC: Processor clock control register
5. SCC: System clock control register
6. One clock cycle (tCY) of the CPU clock (Φ) is equal to one machine cycle of an instruction.
22
µPD750004, 750006, 750008, 750004(A), 750006(A), 750008(A)
6.3 CONTROL FUNCTIONS OF SUBSYSTEM CLOCK OSCILLATOR
The subsystem clock oscillator of the µPD750008 subseries has two control functions to decrease the supply
current.
• The function to select with the software whether to use the built-in feedback resistorNote
• The function to suppress the supply current by reducing the drive current of the built-in inverter when the supply
voltage is high (VDD ≥ 2.7 V)
Note When the subsystem clock is not used, set SOS.0 to 1 (not to use the built-in feedback resistor), connect
XT1 to VSS, and open XT2. This makes it possible to reduce the supply current required by the subsystem
clock oscillator.
Each function can be used by switching bits 0 and 1 in the sub-oscillator control register (SOS). (See Fig. 6-2.)
Fig. 6-2 Subsystem Clock Oscillator
SOS.0
VDD
Feedback resistor
Inverter
SOS.1
XT1
XT2
23
µPD750004, 750006, 750008, 750004(A), 750006(A), 750008(A)
6.4 CLOCK OUTPUT CIRCUIT
The clock output circuit outputs a clock pulse from the P22/PCL pin. This clock pulse is used for remote control
waveform output, peripheral LSIs, etc.
• Clock output (PCL): Φ, 524, 262, or 65.5 kHz (at 4.19 MHz)
Φ, 750, 375, or 93.8 kHz (at 6.0 MHz)
Fig. 6-3 Clock Output Circuit Configuration
From the clock
generator
Φ
Output
buffer
f
X
/23
Selector
f
f
X
/24
/26
PCL/P22
X
PORT2.2
Bit 2 of PMGB
Port 2 input/
output mode
specification bit
P22 output
latch
CLOM3
0
CLOM1 CLOM0 CLOM
4
Internal bus
Remark Measures are taken to prevent outputting a narrow pulse when selecting clock output enable/disable.
24
µPD750004, 750006, 750008, 750004(A), 750006(A), 750008(A)
6.5 BASIC INTERVAL TIMER/WATCHDOG TIMER
The basic interval timer/watchdog timer has these functions:
• Interval timer operation which generates a reference timer interrupt
• Operation as a watchdog timer for detecting program crashes and resetting the CPU
• Selection of wait time for releasing the standby mode and counting the wait time
• Reading out the count value
Fig. 6-4 Block Diagram of the Basic Interval Timer/Watchdog Timer
From the clock
generator
Clear signal
Clear signal
fX
fX
fX
fX
/25
/27
/29
/212
Set
signal
Basic interval timer
(8-bit frequency divider)
BT interrupt
request flag
MPX
Vectored
interrupt
request
signal
BT
IRQBT
Internal
reset signal
3
Wait release
signal for standby
release
SET1Note
BTM3
BTM2 BTM1 BTM0
BTM
WDTM
SET1Note
8
4
1
Internal bus
Note Instruction execution
25
µPD750004, 750006, 750008, 750004(A), 750006(A), 750008(A)
6.6 CLOCK TIMER
The µPD750008 contains one channel for a clock timer. The clock timer provides the following functions:
• Sets the test flag (IRQW) with a 0.5 sec interval. The standby mode can be released by IRQW.
• The 0.5 second interval can be generated from either the main system clock (4.194304 MHz) or subsystem clock
(32.768 kHz).
• The time interval can be made 128 times faster (3.91 ms) by selecting the fast mode. This is convenient for
program debugging, testing, etc.
• Any of the frequencies 2.048 kHz, 4.096 kHz, and 32.768 kHz can be output to the P23/BUZ pin. This can be
used for beep and system clock frequency trimming.
• The frequency divider circuit can be cleared so that a zero-second start of the clock can be made.
Fig. 6-5 Clock Timer Block Diagram
f
27
w
(256 Hz: 3.91 ms)
f
X
f
w
INTW
IRQW
set signal
Selector
f
W
214
128
(32.768 kHz)
(32.768 kHz)
From the
clock
Selector
Frequency divider
generator
2 Hz
0.5 sec
f
XT
(4 kHz) (2 kHz)
(32.768 kHz)
f
w
f
w
Clear
23
24
Selector
Output buffer
P23/BUZ
WM
PORT2.3
Bit 2 of PMGB
Port 2 input/
P23 output
latch
WM7
0
WM5 WM4 WM3 WM2 WM1 WM0
output mode
Bit test instruction
8
Internal bus
( ) is for fX = 4.194304 MHz, fXT = 32.768 kHz.
26
µPD750004, 750006, 750008, 750004(A), 750006(A), 750008(A)
6.7 TIMER/EVENT COUNTER
The µPD750008 contains one channel for a timer/event counter and one channel for a timer counter. Figs.
6-6 and 6-7 show their configurations.
The timer/event counter provides the following functions:
• Programmable interval timer operation
• Outputs square-wave signal of an arbitrary frequency to the PTOn pin (n = 0, 1)
• Event counter operation (channel 0 only)
• Divides the TI0 pin input by N and outputs to the PTO0 pin (frequency divider operation) (channel 0 only)
• Supplies serial shift clock to the serial interface circuit (channel 0 only)
• Count read function
27
µPD750004, 750006, 750008, 750004(A), 750006(A), 750008(A)
28
µPD750004, 750006, 750008, 750004(A), 750006(A), 750008(A)
29
µPD750004, 750006, 750008, 750004(A), 750006(A), 750008(A)
6.8 SERIAL INTERFACE
µPD750008 has an 8-bit synchronous serial interface. The serial interface has the following four types of mode.
• Operation stop mode
• Three-wire serial I/O mode
• Two-wire serial I/O mode
• SBI mode
30
µPD750004, 750006, 750008, 750004(A), 750006(A), 750008(A)
B S Y E
A C K E
A C K T
31
µPD750004, 750006, 750008, 750004(A), 750006(A), 750008(A)
6.9 BIT SEQUENTIAL BUFFER: 16 BITS
The bit sequential buffer (BSB) is a data memory specifically provided for bit manipulation. With this buffer,
addresses and bit specifications can be sequentially updated by bit manipulation operation. Therefore, this buffer
is very useful for processing long data in bit units.
Fig. 6-9 Bit Sequential Buffer Format
Address
Bit
FC3H
FC2H
FC1H
FC0H
3
2
1
0
3
2
1
0
3
2
1
0
3
2
1
0
Symbol
BSB3
BSB2
BSB1
BSB0
L register
L = FH
L = CH L = BH
L = 8H L = 7H
L = 4H L = 3H
DECS L
L = 0H
INCS L
Remarks 1. In pmem.@L addressing, bit specification is shifted according to the L register.
2. In pmem.@L addressing, the bit sequential buffer can be manipulated at any time regardless of MBE/
MBS specification.
32
µPD750004, 750006, 750008, 750004(A), 750006(A), 750008(A)
7. INTERRUPT FUNCTIONS AND TEST FUNCTIONS
The µPD750008 has seven interrupt sources and two test sources. One test source, INT2, has two types of edge
detection testable input pins.
The interrupt control circuit of the µPD750008 has the following functions.
(1) Interrupt functions
• Hardware controlled vectored interrupt function which can control whether or not to accept an interrupt using
the interrupt flag (IE×××) and interrupt master enable flag (IME).
• The interrupt start address can be set arbitrarily.
• Multiple interrupt function which can specify the priority by the interrupt priority specification register (IPS)
• Test function of an interrupt request flag (IRQ×××)
(The software can confirm that an interrupt occurred.)
• Release of the standby mode (Interrupts released by an interrupt enable flag can be selected.)
(2) Test functions
•
•
Whether test request flags (IRQ×××) are issued can be checked with software.
Release of the standby mode (A test source to be released can be selected with test enable flags.)
33
µPD750004, 750006, 750008, 750004(A), 750006(A), 750008(A)
S e l e c t o r
34
µPD750004, 750006, 750008, 750004(A), 750006(A), 750008(A)
8. STANDBY FUNCTION
The µPD750008 has two different standby modes (STOP mode and HALT mode) to reduce power dissipation while
waiting for program execution.
Table 8-1 Standby Mode Statuses
Mode
STOP mode
STOP instruction
HALT mode
HALT instruction
Item
Instruction for setting
System clock for setting
Can be set only when operating on the
main system clock.
Can be set either with the main system
clock or the subsystem clock.
Opera-
tion
Clock oscillator
The main system clock stops its operation.
Only the CPU clock Φ stops its operation
(oscillation continues).
status
Basic interval
timer/watchdog
timer
Does not operate.
Can operate only at main system clock
oscillation. (IRQBT is set at reference time
intervals.)
Serial interface
Can operate only when the external SCK
input is selected for the serial clock.
Can operate only when external SCK input
is selected as the serial clock or at main
system clock oscillation.
Timer/event
counter
Can operate only when the TI0 pin input is
selected for the count clock.
Can operate only when TI0 pin input is
specified as the count clock or at main
system clock oscillation.
Note 1
Timer counter
Clock timer
Does not operate.
Can operate.
Can operate when fXT is selected as the
count clock.
Can operate.
External interrupt
INT1, INT2, and INT4 can operate.
Note 2
Only INT0 cannot operate.
CPU
Does not operate.
Release signal
An interrupt request signal from hardware whose operation is enabled by the interrupt
enable flag or the generation of a RESET signal
Notes 1. Operation is possible only when the main system clock operates.
2. Operation is possible only when the noise eliminator is not selected by bit 2 of the edge detection mode
register (IM0) (when IM02 = 1).
35
µPD750004, 750006, 750008, 750004(A), 750006(A), 750008(A)
9. RESET FUNCTION
The µPD750008 is reset with the external reset signal (RESET) or the reset signal received from the basic interval
timer/watchdog timer. When either reset signal is input, the internal reset signal is generated. Fig. 9-1 shows the
configuration of the reset circuit.
Fig. 9-1 Configuration of Reset Functions
RESET
Internal reset signal
Reset signal from basic
interval timer/watchdog timer
WDTM
Internal bus
When the RESET signal is generated, all hardware is initialized as indicated in Table 9-1. Fig. 9-2 shows the reset
operation timing.
Fig. 9-2 Reset Operation by Generation of RESET Signal
WaitNote
RESET signal is generated
Operating mode or
standby mode
HALT mode
Operating mode
Internal reset operation
Note Either of the following two values can be selected by a mask option:
217/fX (21.8 ms at 6.0 MHz, 31.3 ms at 4.19 MHz)
215/fX (5.46 ms at 6.0 MHz, 7.81 ms at 4.19 MHz)
36
µPD750004, 750006, 750008, 750004(A), 750006(A), 750008(A)
Table 9-1 Status of the Hardware after a Reset (1/2)
Generation of a RESET signal
during operation
Generation of a RESET signal in
a standby mode
Hardware
Program counter (PC)
µPD750004
4 low-order bits at address 0000H 4 low-order bits at address 0000H
in program memory are set in PC in program memory are set in PC
bits 11 to 8, and the data at address bits 11 to 8, and the data at address
0001H are set in PC bits 7 to 0.
0001H are set in PC bits 7 to 0.
5 low-order bits at address 0000H 5 low-order bits at address 0000H
in program memory are set in PC in program memory are set in PC
bits 12 to 8, and the data at address bits 12 to 8, and the data at address
µPD750006, 750008
0001H are set in PC bits 7 to 0.
0001H are set in PC bits 7 to 0.
Carry flag (CY)
Skip flags (SK0 to SK2)
PSW
Held
Undefined
0
0
0
0
Interrupt status flags (IST0, IST1)
Bank enable flags (MBE, RBE)
Bit 6 at address 0000H in
program memory is set in RBE,
and bit 7 is set in MBE.
Bit 6 at address 0000H in program
memory is set in RBE, and bit 7 is
set in MBE.
Stack pointer (SP)
Undefined
1000B
Held
Undefined
1000B
Undefined
Undefined
0, 0
Stack bank selection register (SBS)
Data memory (RAM)
General-purpose registers (X, A, H, L, D, E, B, C)
Bank selection register (MBS, RBS)
Held
0, 0
Basic interval
timer/watchdog
timer
Counter (BT)
Undefined
0
Undefined
0
Mode register (BTM)
Watchdog timer enable flag
(WDTM)
0
0
0
Counter (T0)
0
FFH
0
Timer/event
counter
Modulo register (TMOD0)
Mode register (TM0)
TOE0, TOUT flip-flop
Counter (T1)
FFH
0
0, 0
0
0, 0
0
Timer counter
Modulo register (TMOD1)
Mode register (TM1)
TOE1, TOUT flip-flop
Mode register (WM)
FFH
0
FFH
0
0, 0
0
0, 0
Clock timer
0
Undefined
Serial interface
Shift register (SIO)
Held
0
Operation mode register (CSIM)
SBI control register (SBIC)
Slave address register (SVA)
0
0
0
Held
Undefined
37
µPD750004, 750006, 750008, 750004(A), 750006(A), 750008(A)
Table 9-1 Status of the Hardware after a Reset (2/2)
Generation of a RESET signal
during operation
Generation of a RESET signal in
a standby mode
Hardware
Processorclockcontrolregister(PCC)
System clock control register (SCC)
Clock output mode register (CLOM)
Clockgenerator,
clock output cir-
cuit
0
0
0
0
0
0
Sub-oscillator control register (SOS)
0
0
Interrupt request flag (IRQ×××)
Reset (0)
Reset (0)
Interrupt
Interrupt enable flag (IE×××)
0
0
0
0
Priority selection register (IPS)
INT0, INT1, and INT2 mode registers
(IM0, IM1, IM2)
0, 0, 0
0, 0, 0
Output buffer
Output latch
Digital ports
Off
Clear (0)
0
Off
Clear (0)
0
I/O mode registers (PMGA, PMGB,
PMGC)
Pull-upresistorspecificationregisters
(POGA, POGB)
0
0
Bit sequential buffers (BSB0 to BSB3)
Held
Undefined
38
µPD750004, 750006, 750008, 750004(A), 750006(A), 750008(A)
10. MASK OPTION
The µPD750008 has the following mask options:
•
•
•
Mask option of P40 to P43 and P50 to P53
Can specify whether to incorporate the pull-up resistor.
1
The pull-up resistor is incorporated bit by bit.
The pull-up resistor is not incorporated.
2
Mask option of standby function
Can specify the wait time with the RESET signal.
217/fX (21.8 ms at fX = 6.0 MHz, 31.3 ms at fX = 4.19 MHz)
1
2
215/fX (5.46 ms at fX = 6.0 MHz, 7.81 ms at fX = 4.19 MHz)
Mask option of subsystem clock
Can specify whether to enable the built-in feedback resistor.
1
2
The built-in feedback resistor is enabled (it is turned on or off by software).
The built-in feedback resistor is disabled (it is cut by hardware).
39
µPD750004, 750006, 750008, 750004(A), 750006(A), 750008(A)
11. INSTRUCTION SET
(1) Operand identifier and its descriptive method
The operands are described in the operand column of each instruction according to the descriptive method for
the operand format of the appropriate instructions. (For details, refer to RA75X Assembler Package User's
Manual: Language (EEU-1363).) For descriptions in which alternatives exist, one element should be selected.
Capital letters and plus and minus signs are keywords; therefore, they should be described as they are.
For immediate data, the appropriate numerical values or labels should be described.
The symbols of register flags can be used as a label instead of mem, fmem, pmem, and bit. (For details, refer
to µPD750008 User’s Manual (U10740E).) However, there are some restrictions on usable labels for fmem and
pmem.
Representation
Description
format
reg
X, A, B, C, D, E, H, L
X, B, C, D, E, H, L
reg1
rp
XA, BC, DE, HL
rp1
rp2
rp'
BC, DE, HL
BC, DE
XA, BC, DE, HL, XA', BC', DE', HL'
BC, DE, HL, XA', BC', DE', HL'
rp'1
rpa
HL, HL+, HL-, DE, DL
DE, DL
rpa1
n4
n8
4-bit immediate data or label
8-bit immediate data or label
Note
mem
bit
8-bit immediate data or label
2-bit immediate data or label
fmem
FB0H - FBFH, FF0H - FFFH immediate data or label
FC0H - FFFH immediate data or label
pmem
addr
0000H - 0FFFH immediate data or label (µPD750004)
0000H - 17FFH immediate data or label (µPD750006)
0000H - 1FFFH immediate data or label (µPD750008)
addr1(for Mk ΙΙ
0000H - 0FFFH immediate data or label (µPD750004)
0000H - 17FFH immediate data or label (µPD750006)
0000H - 1FFFH immediate data or label (µPD750008)
mode only)
caddr
faddr
taddr
12-bit immediate data or label
11-bit immediate data or label
20H - 7FH immediate data (however, bit 0 = 0) or label
PORTn
IE×××
RBn
PORT0 - PORT8
IEBT, IET0, IET1, IE0 - IE2, IE4, IECSI, IEW
RB0 - RB3
MBn
MB0, MB1, MB15
Note Only even address can be specified for 8-bit data processing.
40
µPD750004, 750006, 750008, 750004(A), 750006(A), 750008(A)
(2) Symbol definitions in operation description
A
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
A register; 4-bit accumulator
B
B register
C
C register
D
D register
E
E register
H
H register
L
L register
X
X register
XA
BC
DE
HL
XA'
BC'
DE'
HL'
PC
SP
CY
PSW
MBE
RBE
Register pair (XA); 8-bit accumulator
Register pair (BC)
Register pair (DE)
Register pair (HL)
Extended register pair (XA')
Extended register pair (BC')
Extended register pair (DE')
Extended register pair (HL')
Program counter
Stack pointer
Carry flag; Bit accumulator
Program status word
Memory bank enable flag
Register bank enable flag
PORTn : Port n (n = 0 to 8)
IME
IPS
:
:
:
:
:
:
:
:
:
Interrupt master enable flag
Interrupt priority specification register
Interrupt enable flag
IE×××
RBS
MBS
PCC
.
Register bank selection register
Memory bank selection register
Processor clock control register
Address bit delimiter
(××)
××H
Contents addressed by ××
Hexadecimal data
41
µPD750004, 750006, 750008, 750004(A), 750006(A), 750008(A)
(3) Symbols used for the addressing area column
* 1
MB = MBE • MBS (MBS = 0, 1, 15)
* 2
* 3
MB = 0
MBE = 0 : MB = 0 (000H - 07FH), MB = 15 (F80H - FFFH)
Data memory
addressing
MBE = 1 : MB = MBS (MBS = 0, 1, 15)
* 4
* 5
* 6
MB = 15, fmem = FB0H - FBFH, FF0H - FFFH
MB = 15, pmem = FC0H - FFFH
addr = 0000H - 0FFFH (
µ
µ
PD750004), 0000H - 17FFH ( PD750006)
µ
0000H - 1FFFH (
PD750008)
* 7
* 8
addr, addr1 = (Current PC) - 15 to (Current PC) - 1
(Current PC) + 2 to (Current PC) + 16
caddr = 0000H - 0FFFH ( PD750004)
µ
µ
0000H - 0FFFH (PC12 = 0: PD750006, 750008)
1000H - 17FFH (PC12 = 1: PD750006)
Program memory
addressing
µ
µ
1000H - 1FFFH (PC12 = 1: PD750008)
* 9
faddr = 0000H - 07FFH
* 10
taddr = 0020H - 007FH
Mk ΙΙ mode only
* 11
addr1 = 0000H - 0FFFH (
µ
PD750004)
0000H - 17FFH (
µ
PD750006)
µ
0000H - 1FFFH ( PD750008)
Remarks 1. MB indicates the memory bank that can be accessed.
2. For *2, MB = 0 regardless of MBE and MBS settings.
3. For *4 and *5, MB = 15 regardless of MBE and MBS settings.
4. For *6 to *11, each addressable area is indicated.
(4) Description of machine cycle column
S indicates the number of machine cycles necessary for skipping any skip instruction. The value of S changes
as follows:
•
•
•
When no skip is performed
When a 1-byte or 2-byte instruction is skipped : S = 1
When a 3-byte instructionNote is skipped
: S = 2
: S = 0
Note 3-byte instruction: BR !addr, BRA !addr1, CALL !addr, and CALLA !addr1 instructions.
Caution The GETI instruction is skipped in one machine cycle.
One machine cycle is equal to one cycle (= tCY) of the CPU clock (Φ), and four types of times are available for
selection according to the PCC setting.
42
µPD750004, 750006, 750008, 750004(A), 750006(A), 750008(A)
Machin-
Address-
ing area
Skip
Mne-
Group
Operand
Bytes ing
cycle
Operation
condition
monic
Transfer
MOV
A, #n4
1
2
2
2
2
1
1
1
1
2
1
2
2
2
2
2
2
2
2
2
1
1
1
1
2
2
2
1
2
1
1
String A
A ← n4
reg1, #n4
XA, #n8
HL, #n8
rp2, #n8
A, @HL
A, @HL+
A, @HL-
A, @rpa1
XA, @HL
@HL, A
@HL, XA
A, mem
XA, mem
mem, A
mem, XA
A, reg
2
reg1 ← n4
XA ← n8
HL ← n8
rp2 ← n8
A ← (HL)
2
String A
String B
2
2
1
*1
*1
*1
*2
*1
*1
*1
*3
*3
*3
*3
2 + S
L = 0
A ← (HL), then L ← L + 1
A ← (HL), then L ← L - 1
A ← (rpa1)
2 + S
L = FH
1
2
XA ← (HL)
1
(HL) ← A
2
(HL) ← XA
2
A ← (mem)
2
XA ← (mem)
(mem) ← A
2
2
(mem) ← XA
A ← reg
2
XA, rp'
2
XA ← rp'
reg1, A
2
reg1 ← A
rp'1, XA
A, @HL
A, @HL+
A, @HL-
A, @rpa1
XA, @HL
A, mem
XA, mem
A, reg1
2
rp'1 ← XA
1
*1
*1
*1
*2
*1
*3
*3
XCH
A ↔ (HL)
2 + S
L = 0
A ↔ (HL), then L ← L + 1
A ↔ (HL), then L ← L - 1
A ↔ (rpa1)
2 + S
L = FH
1
2
2
2
1
2
3
XA ↔ (HL)
A ↔ (mem)
XA ↔ (mem)
A ↔ reg1
XA, rp'
XA ↔ rp'
Table
XA, @PCDE
MOVT
• µPD750004
reference
XA ← (PC11-8 + DE) ROM
• µPD750006, 750008
XA ← (PC12-8 + DE) ROM
XA, @PCXA
1
3
• µPD750004
XA ← (PC11-8 + XA) ROM
• µPD750006, 750008
XA ← (PC12-8 + XA) ROM
XA ← (BCDE) ROMNote
XA ← (BCXA) ROMNote
XA, @BCDE
XA, @BCXA
1
1
3
3
*6
*6
Note Set register B to 0 in the µPD750004. Only the LSB is valid in register B in the µPD750006 and µPD750008.
43
µPD750004, 750006, 750008, 750004(A), 750006(A), 750008(A)
Machin-
Address- Skip
Mne-
Group
Operand
Bytes ing
cycle
Operation
ing area
condition
monic
Bit transfer MOV1
CY, fmem.bit
CY, pmem.@L
CY, @H+mem.bit
fmem.bit, CY
pmem.@L, CY
@H+mem.bit, CY
A, #n4
2
2
2
2
2
2
1
2
1
2
2
1
2
2
1
2
2
1
2
2
2
1
2
2
2
1
2
2
2
1
2
2
1
2
1
1
2
2
1
2
2
*4
*5
*1
*4
*5
*1
CY ← (fmem.bit)
2
CY ← (pmem7-2 + L3-2.bit(L1-0))
CY ← (H + mem3-0.bit)
(fmem.bit) ← CY
2
2
2
(pmem7-2 + L3-2.bit(L1-0)) ← CY
(H + mem3-0.bit) ← CY
A ← A + n4
2
Arithme-
tic
ADDS
1 + S
carry
carry
carry
carry
carry
XA, #n8
A, @HL
XA, rp'
2 + S
XA ← XA + n8
1 + S
*1
*1
*1
*1
A ← A + (HL)
2 + S
XA ← XA + rp'
rp'1, XA
A, @HL
XA, rp'
2 + S
rp'1 ← rp'1 + XA
1
ADDC
SUBS
SUBC
AND
A, CY ← A + (HL) + CY
XA, CY ← XA + rp' + CY
rp'1, CY ← rp'1 + XA + CY
A ← A - (HL)
2
rp'1, XA
A, @HL
XA, rp'
2
1 + S
borrow
borrow
borrow
2 + S
XA ← XA - rp'
rp'1, XA
A, @HL
XA, rp'
2 + S
rp'1 ← rp'1 - XA
1
A, CY ← A - (HL) - CY
XA, CY ← XA - rp' - CY
rp'1, CY ← rp'1 - XA - CY
2
rp'1, XA
A, #n4
2
2
A ← A
n4
A, @HL
XA, rp'
1
*1
*1
*1
A ← A
(HL)
2
XA ← XA
rp'
XA
rp'1, XA
A, #n4
2
rp'1 ← rp'1
OR
2
A ← A
n4
(HL)
rp'
XA
A, @HL
XA, rp'
1
A ← A
2
2
XA ← XA
rp'1 ← rp'1
rp'1, XA
A, #n4
2
XOR
A ← A
n4
(HL)
rp'
XA
A, @HL
XA, rp'
1
A ← A
2
XA ← XA
rp'1 ← rp'1
rp'1, XA
A
2
Accumulator
manipulation
1
RORC
NOT
CY ← A0, A3 ← CY, An-1 ← An
A ← A
A
2
Increment/
decrement
reg
1 + S
1 + S
2 + S
2 + S
1 + S
2 + S
reg = 0
INCS
reg ← reg + 1
rp1
rp1 = 00H
(HL) = 0
(mem) = 0
reg = FH
rp' = FFH
rp1 ← rp1 + 1
@HL
*1
*3
(HL) ← (HL) + 1
(mem) ← (mem) + 1
reg ← reg - 1
mem
reg
DECS
rp'
rp' ← rp' - 1
44
µPD750004, 750006, 750008, 750004(A), 750006(A), 750008(A)
Machin-
Address- Skip
Mne-
Group
Operand
Bytes ing
cycle
Operation
ing area
condition
monic
Compari-
son
SKE
reg, #n4
2
2
1
2
2
2
1
1
1
1
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2 + S
reg = n4
(HL) = n4
A = (HL)
XA = (HL)
A = reg
Skip if reg = n4
@HL, #n4
A, @HL
2 + S
*1
*1
*1
Skip if (HL) = n4
1 + S
Skip if A = (HL)
XA, @HL
A, reg
2 + S
Skip if XA = (HL)
2 + S
Skip if A = reg
XA, rp'
2 + S
XA = rp'
Skip if XA = rp'
Carry flag SET1
CY
1
CY ← 1
manipula-
CY
1
CLR1
CY ← 0
tion
CY
1 + S
CY = 1
SKT
Skip if CY = 1
NOT1
CY
1
CY ← CY
Memory
bit
mem.bit
2
*3
*4
*5
*1
*3
*4
*5
*1
*3
*4
*5
*1
*3
*4
*5
*1
*4
*5
*1
*4
*5
*1
*4
*5
*1
*4
*5
*1
SET1
CLR1
SKT
(mem.bit) ← 1
fmem.bit
2
(fmem.bit) ← 1
manipula-
tion
pmem.@L
@H+mem.bit
mem.bit
2
(pmem7-2 + L3-2.bit(L1-0)) ← 1
(H + mem3-0.bit) ← 1
(mem.bit) ← 0
2
2
2
fmem.bit
(fmem.bit) ← 0
pmem.@L
@H+mem.bit
mem.bit
2
(pmem7-2 + L3-2.bit(L1-0)) ← 0
(H + mem3-0.bit) ← 0
Skip if (mem.bit) = 1
Skip if (fmem.bit) = 1
Skip if (pmem7-2 + L3-2.bit(L1-0)) = 1
Skip if (H + mem3-0.bit) = 1
Skip if (mem.bit) = 0
Skip if (fmem.bit) = 0
Skip if (pmem7-2 + L3-2.bit(L1-0)) = 0
Skip if (H + mem3-0.bit) = 0
Skip if (fmem.bit) = 1 and clear
Skip if (pmem7-2 + L3-2.bit(L1-0)) = 1 and clear
Skip if (H + mem3-0.bit) = 1 and clear
2
2 + S
2 + S
2 + S
2 + S
2 + S
2 + S
2 + S
2 + S
2 + S
2 + S
2 + S
2
(mem.bit) = 1
(fmem.bit) = 1
(pmem.@L) = 1
(@H + mem.bit) = 1
(mem.bit) = 0
(fmem.bit) = 0
(pmem.@L) = 0
(@H + mem.bit) = 0
(fmem.bit) = 1
fmem.bit
pmem.@L
@H+mem.bit
mem.bit
SKF
fmem.bit
pmem.@L
@H+mem.bit
fmem.bit
SKTCLR
AND1
OR1
pmem.@L
@H+mem.bit
CY, fmem.bit
CY, pmem.@L
CY, @H+mem.bit
CY, fmem.bit
CY, pmem.@L
CY, @H+mem.bit
CY, fmem.bit
CY, pmem.@L
CY, @H+mem.bit
(pmem.@L) = 1
(@H + mem.bit) = 1
CY ← CY
CY ← CY
CY ← CY
CY ← CY
CY ← CY
CY ← CY
CY ← CY
CY ← CY
CY ← CY
(fmem.bit)
2
(pmem7-2 + L3-2.bit(L1-0))
(H + mem3-0.bit)
(fmem.bit)
2
2
2
(pmem7-2 + L3-2.bit(L1-0))
(H + mem3-0.bit)
(fmem.bit)
2
2
XOR1
2
(pmem7-2 + L3-2.bit(L1-0))
(H + mem3-0.bit)
2
45
µPD750004, 750006, 750008, 750004(A), 750006(A), 750008(A)
Machin-
Address-
ing area
Skip
Mne-
Group
Operand
Bytes ing
cycle
Operation
condition
monic
Note
Branch
addr
-
-
*6
BR
• µPD750004
PC11-0 ← addr
The assembler selects the most
adequate instruction from BR !addr,
BRCB !caddr, or BR $addr.
• µPD750006, 750008
PC12-0 ← addr
The assembler selects the most
adequate instruction from BR !addr,
BRCB !caddr, or BR $addr.
addr1
-
-
*11
• µPD750004
PC11-0 ← addr1
The assembler selects the most
adequate instruction from
instructions below.
• BR !addr
• BRA !addr1
• BRCB !caddr
• BR $addr1
• µPD750006, 750008
PC12-0 ← addr1
The assembler selects the most
adequate instruction from
instructions below.
• BR !addr
• BRA !addr1
• BRCB !caddr
• BR $addr1
!addr
3
1
1
3
2
2
• µPD750004
*6
*7
PC11-0 ← addr
• µPD750006, 750008
PC12-0 ← addr
$addr
$addr1
• µPD750004
PC11-0 ← addr
• µPD750006, 750008
PC12-0 ← addr
• µPD750004
PC11-0 ← addr1
• µPD750006, 750008
PC12-0 ← addr1
Note The shaded portion is supported in Mk ΙΙ mode only. The other portions are supported in Mk Ι mode only.
46
µPD750004, 750006, 750008, 750004(A), 750006(A), 750008(A)
Machin-
Address-
ing area
Skip
Mne-
Group
Operand
Bytes ing
cycle
Operation
condition
monic
Branch
PCDE
2
2
2
2
3
2
3
3
3
3
3
3
2
3
• µPD750004
BR
PC11-0 ← PC11-8 + DE
• µPD750006, 750008
PC12-0 ← PC12-8 + DE
• µPD750004
PCXA
BCDE
BCXA
!addr1
!caddr
!addr1
PC11-0 ← PC11-8 + XA
• µPD750006, 750008
PC12-0 ← PC12-8 + XA
• µPD750004
*6
*6
Note 1
PC11-0 ← BCDE
• µPD750006, 750008
Note 2
PC12-0 ← BCDE
• µPD750004
Note 1
PC11-0 ← BCXA
• µPD750006, 750008
Note 2
PC12-0 ← BCXA
BRANote 3
• µPD750004
*11
PC11-0 ← addr1
• µPD750006, 750008
PC12-0 ← addr1
• µPD750004
*8
BRCB
PC11-0 ← caddr11-0
• µPD750006, 750008
PC12-0 ← PC12 + caddr11-0
• µPD750004
CALLANote 3
*11
Subrou-
tine stack
control
(SP - 2) ← ×, ×, MBE, RBE
(SP - 6) (SP - 3) (SP - 4) ← PC11-0
(SP - 5) ← 0, 0, 0, 0
PC11-0 ← addr1, SP ← SP - 6
• µPD750006, 750008
(SP - 2) ← ×, ×, MBE, RBE
(SP - 6) (SP - 3) (SP - 4) ← PC11-0
(SP - 5) ← 0, 0, 0, PC12
PC12-0 ← addr1, SP ← SP - 6
Notes 1. Set register B to 0.
2. Only the LSB is valid in register B.
3. The shaded portion is supported in Mk ΙΙ mode only. The other portions are supported in Mk Ι mode only.
47
µPD750004, 750006, 750008, 750004(A), 750006(A), 750008(A)
Machin-
Address-
ing area
Skip
Mne-
Group
Operand
Bytes ing
cycle
Operation
condition
monic
Note
Subrou-
tine stack
control
!addr
3
3
• µPD750004
*6
CALL
(SP - 3) ← MBE, RBE, 0, 0
(SP - 4) (SP - 1) (SP - 2) ← PC11-0
PC11-0 ← addr, SP ← SP - 4
• µPD750006, 750008
(SP - 3) ← MBE, RBE, 0, PC12
(SP - 4) (SP - 1) (SP - 2) ← PC11-0
PC12-0 ← addr, SP ← SP - 4
• µPD750004
4
(SP - 2) ← ×, ×, MBE, RBE
(SP - 6) (SP - 3) (SP - 4) ← PC11-0
(SP - 5) ← 0, 0, 0, 0
PC11-0 ← addr, SP ← SP - 6
• µPD750006, 750008
(SP - 2) ← ×, ×, MBE, RBE
(SP - 6) (SP - 3) (SP - 4) ← PC11-0
(SP - 5) ← 0, 0, 0, PC12
PC12-0 ← addr, SP ← SP - 6
• µPD750004
Note
!faddr
2
2
*9
CALLF
(SP - 3) ← MBE, RBE, 0, 0
(SP - 4) (SP - 1) (SP - 2) ← PC11-0
PC11-0 ← 0 + faddr, SP ← SP - 4
• µPD750006, 750008
(SP - 3) ← MBE, RBE, 0, PC12
(SP - 4) (SP - 1) (SP - 2) ← PC11-0
PC12-0 ← 00 + faddr, SP ← SP - 4
• µPD750004
3
(SP - 2) ← ×, ×, MBE, RBE
(SP - 6) (SP - 3) (SP - 4) ← PC11-0
(SP - 5) ← 0, 0, 0, 0
PC11-0 ← 0 + faddr, SP ← SP - 6
• µPD750006, 750008
(SP - 2) ← ×, ×, MBE, RBE
(SP - 6) (SP - 3) (SP - 4) ← PC11-0
(SP - 5) ← 0, 0, 0, PC12
PC12-0 ← 00 + faddr, SP ← SP - 6
Note The shaded portion is supported in Mk ΙΙ mode only. The other portions are supported in Mk Ι mode only.
48
µPD750004, 750006, 750008, 750004(A), 750006(A), 750008(A)
Machin-
Address-
ing area
Skip
Mne-
Group
Operand
Bytes ing
cycle
Operation
condition
monic
Note
Subrou-
tine stack
control
1
3
• µPD750004
RET
PC11-0 ← (SP) (SP + 3) (SP + 2)
MBE, RBE, 0, 0 ← (SP + 1), SP ← SP + 4
• µPD750006, 750008
PC11-0 ← (SP) (SP + 3) (SP + 2)
MBE, RBE, 0, PC12 ← (SP + 1)
SP ← SP + 4
3
• µPD750004
×, ×, MBE, RBE ← (SP + 4)
0, 0, 0, 0 ← (SP + 1)
PC11-0 ← (SP) (SP + 3) (SP + 2)
SP ← SP + 6
• µPD750006, 750008
×, ×, MBE, RBE ← (SP + 4)
MBE, 0, 0, PC12 ← (SP + 1)
PC11-0 ← (SP) (SP + 3) (SP + 2)
SP ← SP + 6
Note
1
3 + S
• µPD750004
Uncondition
RETS
MBE, RBE, 0, 0 ← (SP + 1)
PC11-0 ← (SP) (SP + 3) (SP + 2)
SP ← SP + 4
then skip unconditionally
• µPD750006, 750008
MBE, RBE, 0 ← PC12 ← (SP + 1)
PC11-0 ← (SP) (SP + 3) (SP + 2)
SP ← SP + 4
then skip unconditionally
• µPD750004
3 + S
0, 0, 0, 0 ← (SP + 1)
PC11-0 ← (SP) (SP + 3) (SP + 2)
×, ×, MBE, RBE ← (SP + 4)
SP ← SP + 6
then skip unconditionally
• µPD750006, 750008
0, 0, 0, PC12 ← (SP + 1)
PC11-0 ← (SP) (SP + 3) (SP + 2)
×, ×, MBE, RBE ← (SP + 4)
SP ← SP + 4
then skip unconditionally
Note The shaded portion is supported in Mk ΙΙ mode only. The other portions are supported in Mk Ι mode only.
49
µPD750004, 750006, 750008, 750004(A), 750006(A), 750008(A)
Machin-
Address-
ing area
Skip
Mne-
Group
Operand
Bytes ing
cycle
Operation
condition
monic
Note 1
RETI
Subrou-
tine stack
control
1
3
• µPD750004
MBE, RBE, 0, 0 ← (SP + 1)
PC11-0 ← (SP) (SP + 3) (SP + 2)
PSW ← (SP + 4) (SP + 5), SP ← SP + 6
• µPD750006, 750008
MBE, RBE, 0, PC12 ← (SP + 1)
PC11-0 ← (SP) (SP + 3) (SP + 2)
PSW ← (SP + 4) (SP + 5), SP ← SP + 6
• µPD750004
0, 0, 0, 0 ← (SP + 1)
PC11-0 ← (SP) (SP + 3) (SP + 2)
PSW ← (SP + 4) (SP + 5), SP ← SP + 6
• µPD750006, 750008
0, 0, 0, PC12 ← (SP + 1)
PC11-0 ← (SP) (SP + 3) (SP + 2)
PSW ← (SP + 4) (SP + 5), SP ← SP + 6
(SP - 1)(SP - 2) ← rp, SP ← SP - 2
rp
1
2
1
2
PUSH
POP
BS
(SP - 1) ← MBS, (SP - 2) ← RBS,
SP ← SP - 2
rp
1
2
1
2
rp ← (SP + 1)(SP), SP ← SP + 2
BS
MBS ← (SP + 1), RBS ← (SP),
SP ← SP + 2
2
2
2
2
2
2
2
2
2
2
1
2
2
2
2
2
2
2
2
2
2
1
EI
DI
IME (IPS.3) ← 1
IE××× ← 1
Interrupt
control
IE×××
IME (IPS.3) ← 0
IE××× ← 0
IE×××
Note 2
IN
A, PORTn
XA, PORTn
PORTn, A
PORTn, XA
A ← PORTn
XA ← PORTn+1,PORTn (n = 4, 6)
PORTn ← A (n = 2 - 8)
(n = 0 - 8)
Input/
output
Note 2
OUT
PORTn+1,PORTn ← XA (n = 4, 6)
Set HALT Mode (PCC.2 ← 1)
Set STOP Mode (PCC.3 ← 1)
No Operation
HALT
STOP
NOP
CPU
control
Notes 1. The shaded portion is supported in Mk ΙΙ mode only. The other portions are supported in Mk Ι mode only.
2. When executing the IN/OUT instruction, MBE must be set to 0 or MBE and MBS must be set to 1 and 15,
respectively.
50
µPD750004, 750006, 750008, 750004(A), 750006(A), 750008(A)
Machin-
Address-
ing area
Skip
Mne-
Group
Operand
Bytes ing
cycle
Operation
condition
monic
Special
SEL
2
2
1
2
2
3
RBS ← n (n = 0 - 3)
RBn
MBn
GETINotes 1, 2 taddr
MBS ← n (n = 0, 1, 15)
• µPD750004
*10
When the TBR instruction is used
PC11-0 ← (taddr)3-0 + (taddr + 1)
.........................................................
When the TCALL instruction is used
(SP - 4) (SP - 1) (SP - 2) ← PC11-0
(SP - 3) ← MBE, RBE, 0, 0
PC11-0 ← (taddr)3-0 + (taddr + 1)
SP ← SP - 4
.........................................................
......................
Depends
When an instruction other than the
TBR and TCALL instructions is used
on the
referenced
instruction.
Execution of (taddr)(taddr + 1)
instruction
• µPD750006, 750008
When the TBR instruction is used
PC12-0 ← (taddr)4-0 + (taddr + 1)
.........................................................
When the TCALL instruction is used
(SP - 4) (SP - 1) (SP - 2) ← PC11-0
(SP - 3) ← MBE, RBE, 0, PC12
PC12-0 ← (taddr)4-0 + (taddr + 1)
SP ← SP - 4
.........................................................
......................
Depends
When an instruction other than the
TBR and TCALL instructions is used
on the
referenced
instruction.
Execution of (taddr)(taddr + 1)
instruction
3
• µPD750004
*10
When the TBR instruction is used
PC11-0 ← (taddr)3-0 + (taddr + 1)
........................................................................
4
When the TCALL instruction is used
(SP - 6) (SP - 3) (SP - 4) ← PC11-0
(SP - 5) ← 0, 0, 0, 0
(SP - 2) ← ×, ×, MBE, RBE
PC11-0 ← (taddr)3-0 + (taddr + 1)
SP ← SP - 6
........................................................................
......................
Depends
3
When an instruction other than the TBR
and TCALL instructions is used
on the
referenced
instruction.
Execution of (taddr)(taddr + 1)
instruction
Notes 1. The shaded portion is supported in Mk ΙΙ mode only. The other portions are supported in Mk Ι mode only.
2. TBR and TCALL instructions are assembler pseudo instructions to define tables used for GETI instructions.
51
µPD750004, 750006, 750008, 750004(A), 750006(A), 750008(A)
Machin-
Address-
ing area
Skip
Mne-
Group
Operand
Bytes ing
cycle
Operation
condition
monic
GETINotes 1, 2
Special
taddr
1
3
• µPD750006, 750008
*10
When the TBR instruction is used
PC12-0 ← (taddr)4-0 + (taddr + 1)
........................................................................
4
When the TCALL instruction is used
(SP - 6) (SP - 3) (SP - 4) ← PC11-0
(SP - 5) ← 0, 0, 0, PC12
(SP - 2) ← ×, ×, MBE, RBE
PC12-0 ← (taddr)4-0 + (taddr + 1)
SP ← SP - 6
........................................................................
......................
Depends
3
When an instruction other than the TBR
and TCALL instructions is used
on the
referenced
instruction.
Execution of (taddr)(taddr + 1)
instruction
Notes 1. The shaded portion is supported in Mk ΙΙ mode only.
2. TBR and TCALL instructions are assembler pseudo instructions to define tables used for GETI instructions.
52
µPD750004, 750006, 750008, 750004(A), 750006(A), 750008(A)
12. ELECTRICAL CHARACTERISTICS
ABSOLUTE MAXIMUM RATINGS (TA = 25 °C)
Symbol
VDD
Conditions
Rated value
-0.3 to +7.0
-0.3 to VDD + 0.3
-0.3 to VDD + 0.3
-0.3 to +14
-0.3 to VDD + 0.3
-10
Unit
V
Parameter
Supply voltage
Other than ports 4 and 5
V
Input voltage
VI1
VI2
Ports
With a built-in pull-up resistor
With open drain
V
4 and 5
V
Output voltage
V
VO
IOH
High-level output current
Each pin
mA
mA
mA
mA
°C
°C
Total of all pins
Each pin
-30
Low-level output current
30
IOL
Total of all pins
220
Operatingambienttemperature
Storage temperature
TA
-40 to +85
-65 to +150
Tstg
Caution Absolute maximum ratings are rated values beyond which physical damage will be caused to the
product; if the rated value of any of the parameters in the above table is exceeded, even momentarily,
the quality of the product may deteriorate. Always use the product within its rated values.
CAPACITANCE (TA = 25 °C, VDD = 0 V)
Parameter
Input capacitance
Output capacitance
I/O capacitance
Symbol
CIN
Min.
Typ.
Max.
15
Unit
pF
Conditions
f = 1 MHz
0 V for pins other than pins to be
measured
COUT
CIO
15
pF
15
pF
53
µPD750004, 750006, 750008, 750004(A), 750006(A), 750008(A)
CHARACTERISTICS OF THE MAIN SYSTEM CLOCK OSCILLATOR (TA = -40 to +85 °C)
Recommended
constant
Resonator
Parameter
Conditions
Min.
1.0
Typ.
Max.
Unit
Note 1
6.0Note 2
MHz
Ceramic
Oscillator frequency (fX)
VDD = 2.2 to 5.5 V
X1
X2
X2
resonator
Note 3
Oscillation settling time
After VDD reaches
Min. of the oscillation
voltage range
4
ms
C1
C1
C2
Note 1
VDD = 2.2 to 5.5 V
1.0
6.0Note 2
Oscillator frequency (fX)
MHz
Crystal
X1
X1
Note 3
Oscillation settling time
VDD = 4.5 to 5.5 V
VDD = 2.2 to 5.5 V
VDD = 1.8 to 5.5 V
10
30
ms
ms
C2
Note 1
External
clock
X1 input frequency (fX)
MHz
1.0
6.0Note 4
X2
X1 input high/low level width VDD = 1.8 to 5.5 V
(tXH, tXL)
83.3
500
ns
Notes 1. The oscillator frequency and X1 input frequency indicate only the oscillator characteristics. See the item
of AC characteristics for the instruction execution time.
2. When the supply voltage is 2.2 V ≤ VDD < 2.7 V and the oscillator frequency is 4.7 MHz < fX ≤ 6.0 MHz,
set the processor clock control register (PCC) to a value other than 0011. When the PCC is set to 0011,
the time for one machine cycle cannot satisfy the defined setting of 0.85 µs.
3. The oscillation settling time means the time required for the oscillation to settle after VDD is applied or after
the STOP mode is released.
4. When the supply voltage is 1.8 V ≤ VDD < 2.7 V and the X1 input frequency is 4.19 MHz < fx ≤ 6.0 MHz,
set the PCC to a value other than 0011. When the PCC is set to 0011, the time for one machine cycle cannot
satisfy the defined setting of 0.95 µs.
Caution When the main system clock oscillator is used, conform to the following guidelines when wiring
at the portions surrounded by dotted lines in the figures above to eliminate the influence of the
wiring capacity.
• The wiring must be as short as possible.
• Other signal lines must not run in these areas.
• Any line carrying a high fluctuating current must be kept away as far as possible.
• The grounding point of the capacitor of the oscillator must have the same potential as that of VSS.
• It must not be grounded to ground patterns carrying a large current.
• No signal must be taken from the oscillator.
54
µPD750004, 750006, 750008, 750004(A), 750006(A), 750008(A)
CHARACTERISTICS OF THE SUBSYSTEM CLOCK OSCILLATOR (TA = -40 to +85 °C)
Recommended
constant
Resonator
Crystal
Conditions
Parameter
Min.
32
Typ. Max.
32.768 35
Unit
kHz
Note 1
VDD = 2.2 to 5.5 V
Oscillator frequency (fXT)
XT1
XT2
R
Note 2
Oscillation settling time
s
s
1.0
2
VDD = 4.5 to 5.5 V
VDD = 2.2 to 5.5 V
VDD = 1.8 to 5.5 V
C3
C4
10
Note 1
32
5
XT1 input frequency (fXT)
External
clock
kHz
100
XT1
XT2
VDD = 1.8 to 5.5 V
XT1 input high/low level width
µs
15
(tXTH, tXTL)
Notes 1. The oscillator frequency and input frequency indicate only the oscillator characteristics. See the item of
AC characteristics for the instruction execution time.
2. The oscillation settling time means the time required for the oscillation to settle after VDD is applied.
Caution When the subsystem clock oscillator is used, conform to the following guidelines when wiring at
the portions of surrounded by dotted lines in the figures above to eliminate the influence of the
wiring capacity.
• The wiring must be as short as possible.
• Other signal lines must not run in these areas.
• Any line carrying a high fluctuating current must be kept away as far as possible.
• The grounding point of the capacitor of the oscillator must have the same potential as that of VSS
• It must not be grounded to ground patterns carrying a large current.
• No signal must be taken from the oscillator.
When the subsystem clock is used, pay special attention to its wiring; the subsystem clock
oscillator has low amplification to minimize current consumption and is more likely to malfunction
due to noise than the main system clock oscillator.
55
µPD750004, 750006, 750008, 750004(A), 750006(A), 750008(A)
RECOMMENDED PARAMETERS FOR THE OSCILLATION CIRCUIT
When a ceramic resonator is used for the main system clock (TA = -40 to +85 °C)
Manufacturer
Product name
Oscillation frequency
(MHz)
Oscillation
Oscillation
Remarks
circuit constant
voltage range
C1 (pF)
C2 (pF)
Min. (V)
2.8
Max. (V)
5.5
Note
Murata Mfg.
CSB1000J
1.0
2.0
100
100
100
100
Rd = 4.7 kΩ
CSA2.00MG040
CST2.00MG040
CSA4.00MG
CST4.00MGW
CSA4.00MGU
CST4.00MGWU
CSA4.19MG
CST4.19MGW
CSA4.19MGU
CST4.19MGWU
CSA6.00MGU
CST6.00MGWU
CSA6.00MG
CST6.00MGW
KBR-1000F/Y
KBR-2.0MS
2.8
2.8
2.8
2.8
2.6
2.6
2.8
2.8
2.8
2.8
2.9
2.9
2.7
2.7
2.45
2.5
2.5
2.5
2.5
2.5
2.5
2.5
2.5
2.5
2.5
2.2
2.0
2.2
2.5
Incorporated Incorporated
4.0
30
30
Incorporated Incorporated
30
30
Incorporated Incorporated
4.19
30
30
Incorporated Incorporated
30
30
Incorporated Incorporated
6.0
30
30
Incorporated Incorporated
30
30
Incorporated Incorporated
Kyocera
1.0
2.0
220
82
220
82
5.5
PBRC 2.00A
KBR-4.0MSA
KBR-4.0MKS
PBRC4.00A
82
82
4.0
33
33
Incorporated Incorporated
33
33
PBRC4.00B
Incorporated Incorporated
KBR-6.0MSA
KBR-6.0MKS
PBRC6.00A
6.0
33
33
Incorporated Incorporated
33
33
PBRC6.00B
Incorporated Incorporated
TDK
FCR2.0M3
2.0
4.0
33
15
15
15
33
15
15
15
5.5
FCR4.0M5
FCR4.19M5
4.19
6.0
FCR6.0M5
Note When the CSB1000J (1.0 MHz) manufactured by Murata Mfg. is used, a limiting resistor (Rd = 4.7 kΩ) is
necessary (see the following figure). When one of other resonators is used, no limiting resistor is required.
56
µPD750004, 750006, 750008, 750004(A), 750006(A), 750008(A)
Recommended sample circuit for the main system clock when the CSB1000J manufactured by Murata Mfg.
is used
X1
X2
CSB1000J
Rd
C2
C1
When a crystal is used for the subsystem clock (TA = -10 to +60 °C)
Manufacturer
Product name
Oscillation
Oscillation
Oscillation
Remarks
frequency (kHz)
circuit constant
voltage range
C3 (pF) C4 (pF) R (kΩ) Min. (V)
Max. (V)
5.5
Daishinku
DT-38
32.768
10
10
220
2.7
2.2
Low-current-drain mode
Low-voltage mode
5.5
Caution The oscillation circuit constant and oscillation voltage range indicate the conditions to settle the
oscillation, not to guarantee the accuracy of the oscillation frequency. When an accuracy
oscillation frequency is needed for the implemented circuit, the oscillation frequency of the
resonator should be adjusted on the circuit. Ask the manufacturer of the resonator you use.
57
µPD750004, 750006, 750008, 750004(A), 750006(A), 750008(A)
DC CHARACTERISTICS (TA = -40 to +85 °C, VDD = 2.2 to 5.5 V)
Parameter
Symbol
IOL
Conditions
Typ.
Min.
Max.
15
Unit
mA
mA
V
Low-level output
current
Each pin
Total of all pins
Ports 2, 3, and 8
150
High-level input
voltage
2.7 V ≤ VDD ≤ 5.5 V
2.2 V ≤ VDD < 2.7 V
2.7 V ≤ VDD ≤ 5.5 V
2.2 V ≤ VDD < 2.7 V
2.7 V ≤ VDD ≤ 5.5 V
2.2 V ≤ VDD < 2.7 V
2.7 V ≤ VDD ≤ 5.5 V
2.2 V ≤ VDD < 2.7 V
0.7VDD
0.9VDD
0.8VDD
0.9VDD
0.7VDD
0.9VDD
0.7VDD
0.9VDD
VDD - 0.1
0
VDD
VIH1
VIH2
VIH3
VDD
V
Ports 0, 1, 6, and 7 and RESET
VDD
V
VDD
V
Ports 4 and
VDD
V
With a Built-in pull-up
5
resistor
VDD
V
13
V
With N-ch open drain
13
V
VDD
V
VIH4
VIL1
X1, XT1
2.7 V ≤ VDD ≤ 5.5 V
2.2 V ≤ VDD < 2.7 V
2.7 V ≤ VDD ≤ 5.5 V
2.2 V ≤ VDD < 2.7 V
Low-level input
voltage
Ports 2 to 5, and 8
Ports 0, 1, 6, and 7 and RESET
X1, XT1
0.3VDD
0.1VDD
0.2VDD
0.1VDD
0.1
V
0
V
0
V
VIL2
VIL3
0
V
0
V
VDD - 0.5
SCK, SO, and ports 0, 2, 3, and 6 to 8 IOH = -1.0 mA
V
High-level output voltage VOH
SCK, SO,
and ports
2 to 8
0.2
2.0
0.4
0.2VDD
3
V
Low-level output
voltage
VOL1
IOL = 15 mA, VDD = 4.5 to 5.5 V
V
IOL = 1.6 mA
V
VOL2
ILIH1
ILIH2
ILIH3
ILIL1
ILIL2
ILIL3
SB0, SB1
N-ch open drain Pull-up resistor ≥ 1 kΩ
Other than X1 and XT1
VIN = VDD
µA
µA
µA
µA
µA
µA
High-level input
leakage current
20
X1, XT1
VIN = 13 V Ports 4 and 5 (With N-ch open drain)
20
-3
VIN = 0 V
Other than X1, XT1, and ports 4 and 5
X1, XT1
Low-level input
leakage current
-20
-3
Ports 4 and 5 (With N-ch open drain)
At other than input instruction execution
Ports 4 and 5 (With N-ch
-30
-27
-8
µA
µA
µA
µA
open drain)
VDD = 5.0 V
-10
-3
When the input instruction
VDD = 3.0 V
is executed
VOUT = VDD SCK, SO/SB0, SB1, and ports 2, 3, and 6
to 8
3
ILOH1
High-level output
leakage current
Ports 4 and 5 (With a built-in pull-up resistor)
20
-3
µA
µA
ILOH2
ILOL
VOUT = 13 V Ports 4 and 5 (With N-ch open drain)
VOUT = 0 V
Low-level output
leakage current
100
30
50
15
200
60
kΩ
kΩ
RL1
RL2
VIN = 0 V
Ports 0 to 3 and 6 to 8 (except P00 pin)
Ports 4 and 5 (mask option)
Built-in pull-up
resistor
58
µPD750004, 750006, 750008, 750004(A), 750006(A), 750008(A)
DC CHARACTERISTICS (TA = -40 to +85 °C, VDD = 2.2 to 5.5 V)
Parameter
Symbol
Conditions
Min.
Typ.
1.9
0.4
0.72
0.27
1.5
0.25
0.7
0.23
12
Max.
6.0
1.3
2.1
0.8
4.0
0.75
2.0
0.7
35
21
24
18
12
25
15
17
12
7
Unit
mA
mA
mA
mA
mA
mA
mA
mA
µA
Note 3
6.0
MHz
crystal
VDD = 5.0 V ±10%
Power supply
IDD1
Note 2
Note 1
current
Note 4
VDD = 3.0 V ±10%
C1 = C2 =
22 pF
HALT mode
VDD = 5.0 V ±10%
IDD2
IDD1
IDD2
IDD3
VDD = 3.0 V ±10 %
Note 3
4.19
MHz
crystal
VDD = 5.0 V ±10%
VDD = 3.0 V ±10%
Note 2
Note 4
C1 = C2 =
22 pF
HALT mode
VDD = 5.0 V ±10%
VDD = 3.0 V ±10%
VDD = 3.0 V ±10%
VDD = 2.5 V ±10%
VDD = 3.0 V, TA = 25 °C
VDD = 3.0 V ±10%
VDD = 3.0 V, TA = 25 °C
32.768
kHz
crystal
Low-voltage
Note 5
Note 6
mode
7
µA
12
µA
Low-current-
drain
6
µA
6
µA
Note 7
mode
IDD4
8.5
5
µA
HALT mode
Low-volt-
age
VDD = 3.0 V ±10%
VDD = 2.5 V ±10%
VDD = 3.0 V, TA = 25 °C
VDD = 3.0 V ±10%
VDD = 3.0 V, TA = 25 °C
µA
Note 6
mode
8.5
3.5
3.5
0.05
0.02
0.02
µA
Low-cur-
µA
rent-drain
Note 7
mode
µA
VDD = 5.0 V ±10%
VDD = 3.0 V ±10%
XT1 =
0 V
IDD5
10
5
µA
Note 8
µA
STOP
mode
3
µA
TA = 25 °C
Notes 1. This current excludes the current which flows through the built-in pull-up resistors.
2. This value applies also when the subsystem clock oscillates.
3. Value when the processor clock control register (PCC) is set to 0011 and the µPD750008 is operated in
the high-speed mode.
4. Value when the PCC is set to 0000 and the µPD750008 is operated in the low-speed mode.
5. This value applies when the system clock control register (SCC) is set to 1001 to stop the main system
clock pulse and to start the subsystem clock pulse.
6. Mode when the sub-oscillator control register (SOS) is set to 0000.
7. Mode when the SOS is set to 0010.
8. This value applies when the SOS is set to 00×1 and the sub-oscillator feedback resistor is not used (× =
don’t care).
59
µPD750004, 750006, 750008, 750004(A), 750006(A), 750008(A)
AC CHARACTERISTICS (TA = -40 to +85 °C, VDD = 2.2 to 5.5 V)
Parameter
Symbol
Conditions
Min.
0.67
0.85
0.67
0.95
114
0
Typ.
Max.
64
Unit
µs
Operated When ceramic
CPU clock cycle
tCY
VDD = 2.7 to 5.5 V
Note 1
by main
system
clock
or crystal is
used
time
(minimum
64
µs
instruction execution time
= 1 machine cycle)
VDD = 2.7 to 5.5 V
VDD = 1.8 to 5.5 V
When external
clock is used
64
µs
pulse
64
µs
Operated by subsystem clock pulse
VDD = 2.7 to 5.5 V
122
125
1.0
275
µs
fTI
TI0 input frequency
MHz
kHz
µs
0
tTIH,
tTIL
TI0 input high/low level
width
VDD = 2.7 to 5.5 V
0.48
1.8
µs
Note 2
IM02 = 0
INT0
tINTH,
tINTL
µs
Interrupt input high/low
level width
IM02 = 1
10
10
10
10
µs
INT1, INT2, and INT4
KR0 to KR7
µs
µs
RESET low level width
µs
tRSL
tCY vs. VDD
Notes 1. The cycle time of the CPU clock (Φ)
(minimum instruction execution time) de-
pendsonthefrequencyofconnectedreso-
nator (and external clock), the system
clock control register (SCC), and the proc-
essor clock control register (PCC).
The figure on the right side shows the
cycle time tCY characteristics for the sup-
ply voltage VDD during main system clock
operation.
(Main system clock in operation)
64
60
6
5
Operation guaranteed
range
4
3
µ
2. This value becomes 2tCY or 128/fX accord-
ing to the setting of the interrupt mode
register (IM0).
2
1
0.95
0.85
0.67
0.5
0
1
1.8 2
2.2
3
4
5 5.5 6
2.7
Power supply voltage VDD [V]
Remark The shaded portion is guaranteed only when the
external clock is used.
60
µPD750004, 750006, 750008, 750004(A), 750006(A), 750008(A)
SERIAL TRANSFER OPERATION
Two-wire and three-wire serial I/O modes (SCK: Internal clock output): (TA = -40 to +85 °C, VDD = 2.2 to 5.5 V)
Min.
1300
3800
tKCY1/2 - 50
tKCY1/2 - 150
150
Parameter
Symbol
Conditions
VDD = 2.7 to 5.5 V
Typ.
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
Max.
SCK cycle time
tKCY1
SCK high/low level
width
tKL1,
tKH1
VDD = 2.7 to 5.5 V
VDD = 2.7 to 5.5 V
VDD = 2.7 to 5.5 V
RL = 1 kΩ
Note 1
tSIK1
tKSI1
tKSO1
SI
setup time
(referred to SCK↑)
500
Note 1
SI
hold time
400
(referred to SCK↑)
600
VDD = 2.7 to 5.5 V
0
Delay time from SCK↓
250
Note 2
Note 1
CL = 100 pF
to SO
output
0
1000
Notes 1. In two-wire serial I/O mode, SO should be read as SB0 or SB1.
2. RL is the resistance of the SO output line load, while CL is the capacitance.
Two-wire and three-wire serial I/O modes (SCK: External clock input): (TA = -40 to +85 °C, VDD = 2.2 to 5.5 V)
Symbol
Min.
800
3200
400
1600
100
150
400
600
0
Parameter
Conditions
VDD = 2.7 to 5.5 V
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
Typ.
Max.
SCK cycle time
tKCY2
SCK high/low level
width
tKL2,
tKH2
VDD = 2.7 to 5.5 V
VDD = 2.7 to 5.5 V
VDD = 2.7 to 5.5 V
RL = 1 kΩ
Note 1
tSIK2
tKSI2
tKSO2
SI
setup time
(referred to SCK↑)
Note 1
SI
hold time
(referred to SCK↑)
VDD = 2.7 to 5.5 V
Delay time from SCK↓
300
Note 2
Note 1
CL = 100 pF
to SO
output
0
1000
Notes 1. In two-wire serial I/O mode, SO should be read as SB0 or SB1.
2. RL is the resistance of the SO output line load, while CL is the capacitance.
61
µPD750004, 750006, 750008, 750004(A), 750006(A), 750008(A)
SBI mode (SCK: Internal clock output (master)): (TA = -40 to +85 °C, VDD = 2.2 to 5.5 V)
Parameter
Symbol
Conditions
VDD = 2.7 to 5.5 V
Min.
1300
Typ.
Unit
ns
ns
ns
ns
ns
ns
ns
Max.
SCK cycle time
tKCY3
3800
tKCY3/2 - 50
tKCY3/2 - 150
150
SCK high/low level
width
tKL3,
tKH3
VDD = 2.7 to 5.5 V
VDD = 2.7 to 5.5 V
tSIK3
SB0/SB1 setup time
(referred to SCK↑)
500
tKSI3
SB0/SB1 hold time
tKCY3/2
(referred to SCK↑)
tKSO3
Delay time from SCK↓
0
RL = 1 kΩ
VDD = 2.7 to 5.5 V
ns
ns
ns
ns
ns
ns
250
Note
to SB0/SB1 output
CL = 100 pF
0
1000
tKSB
tSBK
tSBL
tSBH
From SCK↑ to SB0/SB1↓
From SB0/SB1↓ to SCK↓
SB0/SB1 low level width
tKCY3
tKCY3
tKCY3
tKCY3
SB0/SB1 high level
width
Note RL is the resistance of the SB0/SB1 output line load, while CL is the capacitance.
SBI mode (SCK: External clock input (slave)): (TA = -40 to +85 °C, VDD = 2.2 to 5.5 V)
Min.
800
Parameter
Symbol
tKCY4
Conditions
VDD = 2.7 to 5.5 V
Typ.
Unit
ns
ns
ns
ns
ns
ns
ns
Max.
SCK cycle time
3200
400
SCK high/low level
width
tKL4,
tKH4
VDD = 2.7 to 5.5 V
VDD = 2.7 to 5.5 V
1600
100
tSIK4
SB0/SB1 setup time
(referred to SCK↑)
150
tKSI4
SB0/SB1 hold time
tKCY4/2
(referred to SCK↑)
tKSO4
Delay time from SCK↓
RL = 1 kΩ
VDD = 2.7 to 5.5 V
0
ns
ns
ns
ns
ns
ns
300
Note
to SB0/SB1 output
CL = 100 pF
0
1000
tKSB
tSBK
tSBL
tSBH
From SCK↑ to SB0/SB1↓
From SB0/SB1↓ to SCK↓
SB0/SB1 low level width
tKCY4
tKCY4
tKCY4
tKCY4
SB0/SB1 high level
width
Note RL is the resistance of the SB0/SB1 output line load, while CL is the capacitance.
62
µPD750004, 750006, 750008, 750004(A), 750006(A), 750008(A)
AC timing measurement points (excluding X1 and XT1 inputs)
V
IH (Min.)
V
IH (Min.)
IL (Max.)
VIL (Max.)
V
V
OH (Min.)
OL (Max.)
V
OH (Min.)
OL (Max.)
V
V
Clock timing
1/f
X
t
XL
t
XH
V
DD - 0.1 V
X1 input
0.1 V
1/fXT
t
XTL
t
XTH
V
DD - 0.1 V
XT1 input
0.1 V
TI0 timing
1/fTI
tTIL
tTIH
TI0
63
µPD750004, 750006, 750008, 750004(A), 750006(A), 750008(A)
Serial transfer timing
Three-wire serial I/O mode:
t
t
KCY1
KCY2
t
t
KL1
KL2
t
t
KH1
KH2
SCK
t
t
SIK1
SIK2
t
t
KSI1
KSI2
Input data
SI
t
tKKSSOO21
SO
Output data
Two-wire serial I/O mode:
t
tKKCCYY21
t
tKKLL21
t
tKKHH21
SCK
t
tKKSSII21
t
tSSIIKK21
SB0 and SB1
t
tKKSSOO21
64
µPD750004, 750006, 750008, 750004(A), 750006(A), 750008(A)
Serial transfer timing
Bus release signal transfer:
t
tKKCCYY43
t
t
tKKLL43
tKKHH43
SCK
t
tKKSSII43
t
tSSIIKK43
t
KSB
t
SBL
t
SBH
t
SBK
SB0 and SB1
t
tKKSSOO43
Command signal transfer:
tKCY3
tKCY4
tKL3
tKL4
tKH3
tKH4
SCK
tSIK3
tSIK4
tKSI3
tKSI4
tKSB
tSBK
SB0 and SB1
tKSO3
tKSO4
Interrupt input timing
t
INTL
t
INTH
INT0, INT1, INT2,
and INT4
KR0 - KR7
RESET input timing
t
RSL
RESET
65
µPD750004, 750006, 750008, 750004(A), 750006(A), 750008(A)
DATA HOLD CHARACTERISTICS BY LOW SUPPLY VOLTAGE IN DATA MEMORY STOP MODE
(TA = -40 to +85 °C)
Max.
Parameter
Symbol
tSREL
Min.
0
Typ.
Unit
µs
Conditions
Release signal setting time
Note 1
Note 2
Note 3
tWAIT
Release by RESET
Release by interrupt request
Oscillation settling time
ms
ms
Notes 1. CPU operation stop time for preventing unstable operation at the beginning of oscillation.
2. Select either 217/fX or 215/fX with the mask option.
3. This value depends on the settings of the basic interval timer mode register (BTM) shown below.
BTM3
BTM1
BTM2
Wait time
At fX = 4.19 MHz
BTM0
At fX = 6.0 MHz
-
-
-
-
0
1
1
1
220/fX (approx. 250 ms)
217/fX (approx. 31.3 ms)
215/fX (approx. 7.81 ms)
213/fX (approx. 1.95 ms)
220/fX (approx. 175 ms)
217/fX (approx. 21.8 ms)
215/fX (approx. 5.46 ms)
213/fX (approx. 1.37 ms)
0
0
1
1
0
1
0
1
Data hold timing (STOP mode release by RESET)
Internal reset operation
HALT mode
STOP mode
Data hold mode
Operation
mode
V
DD
t
SREL
STOP instruction execution
RESET
t
WAIT
Data hold timing (standby release signal: STOP mode release by interrupt signal)
HALT mode
STOP mode
Data hold mode
Operation
mode
VDD
t
SREL
STOP instruction execution
Standby release signal
(Interrupt request)
t
WAIT
66
µPD750004, 750006, 750008, 750004(A), 750006(A), 750008(A)
13. CHARACTERISTIC CURVE (REFERENCE VALUES)
IDD vs. VDD (When the main system clock is operating at 6.0 MHz with a crystal)
(T
A
= 25 °C)
10
5.0
PCC = 0011
PCC = 0010
PCC = 0001
PCC = 0000
Main system clock
HALT mode + 32 kHz oscillation
1.0
0.5
0.1
Subsystem clock operating mode
(SOS.1 = 0)
Main system clock
0.05
STOP mode + 32 kHz oscillation,
and subsystem clock HALT mode
(SOS.1 = 0)
Subsystem clock operating mode
(SOS.1 = 1)
Subsystem clock HALT mode
(SOS.1 = 1)
0.01
0.005
X1
X2
Crystal
XT1
XT2
Crystal
330 kΩ
6.0 MHz
32.768 kHz
22 pF
22 pF
22 pF
22 pF
0.001
0
1
2
3
4
5
6
7
8
Supply voltage
VDD (V)
67
µPD750004, 750006, 750008, 750004(A), 750006(A), 750008(A)
IDD vs. VDD (When the main system clock is operating at 4.19 MHz with a crystal)
(TA = 25 °C)
10
5.0
PCC = 0011
PCC = 0010
PCC = 0001
1.0
0.5
PCC = 0000
Main system clock
HALT mode + 32 kHz oscillation
0.1
Subsystem clock operating mode
(SOS.1 = 0)
Main system clock
0.05
STOP mode + 32 kHz oscillation,
and subsystem clock HALT mode
(SOS.1 = 0)
Subsystem clock operating mode
(SOS.1 = 1)
Subsystem clock HALT mode
(SOS.1 = 1)
0.01
0.005
X1
X2
Crystal
XT1
XT2
Crystal
330 k
Ω
4.19 MHz
32.768 kHz
22 pF
22 pF
22 pF
22 pF
0.001
0
1
2
3
4
5
6
7
8
Supply voltage
VDD (V)
68
µPD750004, 750006, 750008, 750004(A), 750006(A), 750008(A)
IOH vs. VDD - VOH (Ports 2, 3, 6, 7, and 8)
(TA = 25 °C)
15
10
5
V
DD = 5 V VDD = 4 V
DD = 3 V
DD = 5.5 V
V
DD = 2.2 V
V
V
V
DD = 1.8 V
0
0
0.5
1.0
1.5
2.0
2.5
3.0
VDD - VOH [V]
IOL vs. VOL (Ports 2, 3, 6, 7, and 8)
(T
A
= 25 °C)
40
30
20
10
0
V
DD = 5 V VDD = 4 V
V
DD = 5.5 V DD = 3 V
V
V
DD = 2.2 V
V
DD = 1.8 V
0
0.5
1.0
1.5
2.0
VOL [V]
69
µPD750004, 750006, 750008, 750004(A), 750006(A), 750008(A)
14. PACKAGE DRAWINGS
Package drawings of mass-produced products (1/2)
44 PIN PLASTIC QFP ( 10)
A
B
23
22
33
34
detail of lead end
S
C
D
R
Q
12
11
44
1
F
J
M
H
G
I
K
M
P
N
L
NOTE
ITEM MILLIMETERS
INCHES
Each lead centerline is located within 0.16 mm (0.007 inch) of
its true position (T.P.) at maximum material condition.
+0.008
A
B
C
D
13.2±0.2
10.0±0.2
10.0±0.2
13.2±0.2
0.520
0.394
0.394
0.520
–0.009
+0.008
–0.009
+0.008
–0.009
+0.008
–0.009
F
1.0
1.0
0.039
0.039
G
+0.08
+0.003
–0.004
H
0.37
0.015
–0.07
I
0.16
0.007
J
0.8 (T.P.)
1.6±0.2
0.031 (T.P.)
0.063±0.008
K
L
+0.009
0.031
0.8±0.2
–0.008
+0.002
0.007
+0.06
0.17
M
–0.003
–0.05
N
P
Q
0.10
0.004
2.7
0.106
0.125±0.075
0.005±0.003
+7°
3°
+7°
3°
R
S
–3°
–3°
3.0 MAX.
0.119 MAX.
S44GB-80-3BS
Caution The ES version is different from the corresponding mass-produced products in shape and material.
See "ES package drawings."
70
µPD750004, 750006, 750008, 750004(A), 750006(A), 750008(A)
Package drawings of mass-produced products (2/2)
42PIN PLASTIC SHRINK DIP (600 mil)
42
22
1
21
A
K
L
F
B
R
M
C
D
M
N
NOTES
ITEM MILLIMETERS
INCHES
1) Each lead centerline is located within 0.17 mm (0.007 inch) of
its true position (T.P.) at maximum material condition.
A
B
C
39.13 MAX.
1.78 MAX.
1.778 (T.P.)
1.541 MAX.
0.070 MAX.
0.070 (T.P.)
2) Item "K" to center of leads when formed parallel.
+0.004
0.020
D
0.50±0.10
–0.005
F
G
H
I
0.9 MIN.
3.2±0.3
0.035 MIN.
0.126±0.012
0.020 MIN.
0.170 MAX.
0.200 MAX.
0.600 (T.P.)
0.520
0.51 MIN.
4.31 MAX.
5.08 MAX.
15.24 (T.P.)
13.2
J
K
L
+0.004
0.010
+0.10
0.25
M
–0.003
–0.05
N
R
0.17
0.007
0~15°
0~15°
P42C-70-600A-1
Caution The shape and material of the ES version are the same as those of the corresponding mass-
produced products.
71
µPD750004, 750006, 750008, 750004(A), 750006(A), 750008(A)
ES package drawing
44 PIN CERAMIC QFP FOR ES (REFERENCE)
11.43
8.0
44
34
1
33
23
11
12
22
0.15
0.8
0.32
(Bottom)
Cautions 1. Find the location of pin 1 by checking the location of pin 17, which is connected to the metal
cap.
2. The metal cap is connected to pin 17. The electrical level of the metal cap is VSS (GND).
3. The lead length has not been specified because leads are cut without any detailed specifications.
72
µPD750004, 750006, 750008, 750004(A), 750006(A), 750008(A)
15. RECOMMENDED SOLDERING CONDITIONS
The µPD750004, µPD750006, and µPD750008 should be soldered and mounted under the conditions recom-
mended in the table below.
For detail of recommended soldering conditions, refer to the information documentSMD Surface Mount Technology
Manual (C10535E).
For soldering methods and conditions other than those recommended below, contact our sales personnel.
Table 15-1 Surface Mounting Type Soldering Conditions
µPD750004GB-×××-3BS-MTX
µPD750006GB-×××-3BS-MTX
µPD750008GB-×××-3BS-MTX
: 44-pin plastic QFP (10 × 10 mm, 0.8 mm pitch)
: 44-pin plastic QFP (10 × 10 mm, 0.8 mm pitch)
: 44-pin plastic QFP (10 × 10 mm, 0.8 mm pitch)
µPD750004GB(A)-×××-3BS-MTX : 44-pin plastic QFP (10 × 10 mm, 0.8 mm pitch)
µPD750006GB(A)-×××-3BS-MTX : 44-pin plastic QFP (10 × 10 mm, 0.8 mm pitch)
µPD750008GB(A)-×××-3BS-MTX : 44-pin plastic QFP (10 × 10 mm, 0.8 mm pitch)
Soldering
Symbol
IR35-00-3
Soldering conditions
method
Package peak temperature: 235 °C
Infrared reflow
Duration: 30 seconds max. (at 210 °C or above)
Maximum allowable number of reflow processes: 3
Package peak temperature: 215 °C
VP15-00-3
WS60-00-1
VPS
Duration: 40 seconds max. (at 200 °C or above)
Maximum allowable number of reflow processes: 3
Solder bath temperature: 260 °C max.
Duration: 10 seconds max.
Wave
soldering
Number of times: 1
Preliminary heat temperature: 120 °C max. (package surface temperature)
Terminal temperature: 300 °C max.
-
Partial heating
method
Duration: 3 seconds max. (per device side)
Caution Use of more than one soldering method should be avoided (except for partial heating method).
Table 15-2 Insertion Type Soldering Conditions
µPD750004CU-×××
µPD750006CU-×××
µPD750008CU-×××
: 42-pin plastic shrink DIP (600 mil, 1.778 mm pitch)
: 42-pin plastic shrink DIP (600 mil, 1.778 mm pitch)
: 42-pin plastic shrink DIP (600 mil, 1.778 mm pitch)
µPD750004CU(A)-××× : 42-pin plastic shrink DIP (600 mil, 1.778 mm pitch)
µPD750006CU(A)-××× : 42-pin plastic shrink DIP (600 mil, 1.778 mm pitch)
µPD750008CU(A)-××× : 42-pin plastic shrink DIP (600 mil, 1.778 mm pitch)
Soldering method
Wave soldering (terminal only)
Partial heating method
Soldering conditions
Solder bath temperature: 260 °C max., Duration: 10 seconds max.
Terminal temperature: 300 °C max., Duration: 3 seconds max. (for each pin)
Caution Apply wave soldering to terminals only. See to it that the jet solder does not contact with the chip
directly.
73
µPD750004, 750006, 750008, 750004(A), 750006(A), 750008(A)
APPENDIX A FUNCTIONS OF THE µPD75008, µPD750008, AND µPD75P0016
(1/2)
Item
Program memory
µPD75008
Masked ROM
µPD750008
Masked ROM
µPD75P0016
One-time PROM
0000H - 1F7FH
0000H - 1FFFH
0000H - 3FFFH
(8064 × 8 bits)
(8192 × 8 bits)
(16384 × 8 bits)
000H - 1FFH
Data memory
(512 × 4 bits)
CPU
75X standard CPU
75XL CPU
General-purpose register
4 bits × 8 or 8 bits × 4
(4 bits × 8 or 8 bit × 4) × 4 banks
When selecting the main
• 0.95, 1.91, 15.3 µs
(when operating at
4.19 MHz)
• 0.95, 1.91, 3.81, 15.3 µs (when operating at 4.19 MHz)
• 0.67, 1.33, 2.67, 10.7 µs (when operating at 6.0 MHz)
system clock
When selecting the subsys-
tem clock
122 µs (when operating at 32.768 kHz)
SBS register
Not provided
Provided
SBS.3 = 1: Mk Ι mode selection
SBS.3 = 0: Mk ΙΙ mode selection
Stack area
000H - 0FFH
2-byte stack
n00H - nFFH (n = 0, 1)
Stack operation for a
Mk Ι mode: 2-byte stack
Mk ΙΙ mode: 3-byte stack
subroutine call instruction
BRA !addr1
Not available
Mk Ι mode: Not available
Mk ΙΙ mode: Available
CALLA !addr1
MOVT XA, @BCDE
MOVT XA, @BCXA
BR BCDE
Available
BR BCXA
CALL !addr
3 machine cycles
2 machine cycles
Mk Ι mode: 3 machine cycles
Mk ΙΙ mode: 4 machine cycles
CALLF !faddr
Mk Ι mode: 2 machine cycles
Mk ΙΙ mode: 3 machine cycles
Timer
4 channels
3 channels
• Basic interval timer/watchdog timer: 1 channel
• 8-bit timer/event counter: 1 channel
• 8-bit timer counter: 1 channel
• Clock timer: 1 channel
• Basic interval timer:
1 channel
• 8-bit timer/event counter:
1 channel
• Clock timer: 1 channel
Clock output (PCL)
BUZ output (BUZ)
• Φ, 524, 262, 65.5 kHz
(when the main system
clock operates at
4.19 MHz)
• Φ, 524, 262, 65.5 kHz
(when the main system clock operates at 4.19 MHz)
• Φ, 750, 375, 93.8 kHz
(when the main system clock operates at 6.0 MHz)
• 2 kHz
• 2, 4, 32 kHz
(when the main system clock operates at 4.19 MHz)
• 2.93, 5.86, 46.9 kHz
(when the main system clock operates at 6.0 MHz)
74
µPD750004, 750006, 750008, 750004(A), 750006(A), 750008(A)
(2/2)
Item
µPD75008
µPD750008
µPD75P0016
Serial interface
3 modes are supported.
• Three-wire serial I/O mode: First transferred bit switchable between the LSB and
MSB
• Two-wire serial I/O mode
• SBI mode
Feedback resistor cut flag
(SOS.0)
Can incorporate feedback
resistors that are specified
with the mask option.
Incorporated
Sub-oscillator current cut flag
(SOS.1)
Not provided
Incorporated
Provided
Register bank selection register
(RBS)
Not provided
Standby release with INT0
Disable
Enable
Number of vectored interrupts
Processor clock control register
External: 3, internal: 3
External: 3, internal: 4
Available when PCC is 0 to 3
Available when PCC is 0,
2, or 3
Power supply
VDD = 2.7 to 6.0 V
VDD = 2.2 to 5.5 V
Operating ambient temperature
Package
TA = -40 to +85 °C
• 42-pin plastic shrink DIP (600 mil, 1.778 mm pitch)
• 44-pin plastic QFP (10 × 10 mm, 0.8 mm pitch)
75
µPD750004, 750006, 750008, 750004(A), 750006(A), 750008(A)
APPENDIX B DEVELOPMENT TOOLS
The following development tools are provided for the development of a system which employs the µPD750008.
In the 75XL series, use the common relocatable assembler together with a device file of each model.
Language processors
RA75X relocatable assembler
Part number
Host machine
Distribution media
3.5-inch 2HD
OS
TM
µS5A13RA75X
MS-DOS
PC-9800 series
Ver. 3.30
to
µS5A10RA75X
5.25-inch 2HD
Note
Ver. 6.2
TM
µS7B13RA75X
µS7B10RA75X
3.5-inch 2HC
5.25-inch 2HC
IBM PC/AT and See "OS for IBM PC."
compatibles
Device file
Host machine
OS
Part number
Distribution media
3.5-inch 2HD
PC-9800 series
MS-DOS
µS5A13DF750008
µS5A10DF750008
Ver. 3.30
to
5.25-inch 2HD
Note
Ver. 6.2
IBM PC/AT and
3.5-inch 2HC
5.25-inch 2HC
µS7B13DF750008
µS7B10DF750008
See "OS for IBM PC."
compatibles
Note These software products cannot use the task swap function, which is available in MS-DOS Ver. 5.00 or later.
Remark The operations of the assembler and device file are guaranteed only on the above host machines and OSs.
76
µPD750004, 750006, 750008, 750004(A), 750006(A), 750008(A)
PROM programming tools
Hardware
PG-1500
The PG-1500 PROM programmer is used together with an accessory board and optional
program adapter. It allows the user to program a single chip microcontroller containing
PROM from a standalone terminal or a host machine. The PG-1500 can be used to
program typical 256K-bit to 4M-bit PROMs.
PA-75P008CU
The PA-75P008CU is a PROM programmer adapter provided for the µPD75P0016CU/GB.
It is used in conjunction with the PG-1500.
Software
PG-1500 controller
This program enables the host machine to control the PG-1500 through the serial and
parallel interfaces.
Part number
Host machine
OS
Distribution media
3.5-inch 2HD
µS5A13PG1500
MS-DOS
Ver. 3.30
to
PC-9800 series
µS5A10PG1500
5.25-inch 2HD
Note
Ver. 6.2
µS7B13PG1500
µS7B10PG1500
IBM PC/AT and
compatibles
See "OS for IBM PC." 3.5-inch 2HD
5.25-inch 2HC
Note These software products cannot use the task swap function, which is available in MS-DOS Ver. 5.00 or later.
Remark Operation of the PG-1500 controller is guaranteed only on the above host machines and OSs.
77
µPD750004, 750006, 750008, 750004(A), 750006(A), 750008(A)
Debugging tools
The in-circuit emulators (IE-75000-R and IE-75001-R) are provided to debug programs used for the µPD750008.
The system configuration is shown below.
Note 1
IE-75000-R
The IE-75000-R is an in-circuit emulator used to debug hardware and software when
developing an application system using the 75X series and 75XL series. Use this
emulator together with optional emulation board IE-75300-R-EM and emulation probe
EP-75008CU-R or EP-75008G to develop application systems of the µPD750008
subseries.
For efficient debugging, connect the emulator to the host machine and a PROM
programmer.
The IE-75000-R contains emulation board IE-75000-R-EM. The board is connected
to the IE-75000-R.
IE-75001-R
The IE-75001-R is an in-circuit emulator used to debug hardware and software when
developing an application system using the 75X series and 75XL series. Use this
emulator together with optional emulation board IE-75300-R-EM and emulation probe
EP-75008CU-R or EP-75008GB-R to develop application systems of the µPD750008
subseries.
For efficient debugging, connect the emulator to the host machine and a PROM
programmer.
IE-75300-R-EM
EP-75008CU-R
EP-75008GB-R
The IE-75300-R-EM is an emulation board used to evaluate an application system
using the µPD750008 subseries.
Use this board together with the IE-75000-R or IE-75001-R.
The EP-75008CU-R is an emulation probe for the µPD750008CU.
Connect this emulation probe to the IE-75000-R or IE-75001-R, and the IE-75300-R-
EM.
The EP-75008GB-R is an emulation probe for the µPD750008GB.
Connect this emulation probe to the IE-75000-R or IE-75001-R, and the IE-75300-R-
EM.
A 44-pin conversion socket, the EV-9200G-44, supplied with this probe facilitates the
connection of the probe to the target system.
EV-9200G-44
IE control program
This program enables the host machine to control the IE-75000-R or IE-75001-R
through the RS-232-C and Centronics interface.
Host machine
Part number
µS5A13IE75X
µS5A10IE75X
Distribution media
3.5-inch 2HD
OS
PC-9800 series
MS-DOS
Ver. 3.30
to
5.25-inch 2HD
Note 2
Ver. 6.2
IBM PC/AT and
compatibles
3.5-inch 2HC
5.25-inch 2HC
See "OS for IBM PC."
µS7B13IE75X
µS7B10IE75X
Notes 1. Maintenance service only
2. These software products cannot use the task swap function, which is available in MS DOS Ver. 5.00 or
later.
Remarks 1. Operation of the IE control program is guaranteed only on the above host machines and OSs.
2. The µPD750004, µPD750006, µPD750008, and µPD75P0016 are collectively called the µPD750008
subseries.
78
µPD750004, 750006, 750008, 750004(A), 750006(A), 750008(A)
OS for IBM PC
The following IBM PC OSs are supported.
OS
Version
TM
PC DOS
Ver. 3.1 to Ver. 6.3
Note
Note
J6.1/V
to J6.3/V
MS-DOS
IBM DOS
Ver. 5.0 to Ver. 6.22
Note
Note
5.0/V
to 6.2/V
TM
Note
J5.02/V
Note Only English version is supported.
Caution These software products cannot use the task swap function, which is available in MS-DOS
Ver. 5.0 or later.
79
µPD750004, 750006, 750008, 750004(A), 750006(A), 750008(A)
APPENDIX C RELATED DOCUMENTS
Some documents are preliminary editions, but they are not so specified in the tables below.
Documents related to devices
Document name
Document number
Japanese
U10738J
English
U10738E (This manual)
µPD750004, 750006, 750008, 750004(A), 750006(A), 750008(A) Data
Sheet
U10328J
U10740J
IEM-5593
U10453J
U10328E
U10740E
-
µPD75P0016 Data Sheet
µPD750008 User’s Manual
µPD750008 Instruction List
75XL Series Selection Guide
U10453E
Documents related to development tools
Document number
Japanese
Document name
English
EEU-1416
Hardware
EEU-846
U11354J
EEU-699
EEU-698
U11940J
EEU-731
EEU-730
EEU-704
EEU-5008
IE-75000-R/IE-75001-R User's Manual
IE-75300-R-EM User's Manual
EP-75008CU-R User's Manual
EP-75008GB-R User's Manual
PG-1500 User's Manual
U11354E
EEU-1317
EEU-1305
EEU-1335
EEU-1346
EEU-1363
EEU-1291
U10540E
RA75X Assembler Package User's
Manual
Operation
Language
Software
PG-1500 Controller
User's Manual
PC-9800 series (MS-DOS) base
IBM PC series (PC DOS) base
Other related documents
Document number
Japanese
Document name
English
IC Package Manual
C10943X
C10535J
C11531J
C10983J
MEM-539
C11893J
U11416J
C10535E
C11531E
C10983E
Semiconductor Device Mounting Technology Manual
Quality Grade on NEC Semiconductor Devices
Reliability and Quality Control of NEC Semiconductor Devices
Electrostatic Discharge (ESD) Test
-
-
MEI-1202
Semiconductor Device Quality Guarantee Guide
Microcontroller-Related Products Guide - by third parties
Caution The above related documents are subject to change without notice. Be sure to use the latest edition
when you design your system.
80
µPD750004, 750006, 750008, 750004(A), 750006(A), 750008(A)
NOTES FOR CMOS DEVICES
1 PRECAUTION AGAINST ESD FOR SEMICONDUCTORS
Note: Strong electric field, when exposed to a MOS device, can cause destruction of
the gate oxide and ultimately degrade the device operation. Steps must be taken
to stop generation of static electricity as much as possible, and quickly dissipate
it once, when it has occurred. Environmental control must be adequate. When
it is dry, humidifier should be used. It is recommended to avoid using insulators
that easily build static electricity. Semiconductor devices must be stored and
transported in an anti-static container, static shielding bag or conductive
material. All test and measurement tools including work bench and floor should
be grounded. The operator should be grounded using wrist strap. Semiconduc-
tor devices must not be touched with bare hands. Similar precautions need to
be taken for PW boards with semiconductor devices on it.
2 HANDLING OF UNUSED INPUT PINS FOR CMOS
Note: No connection for CMOS device inputs can be cause of malfunction. If no
connection is provided to the input pins, it is possible that an internal input level
may be generated due to noise, etc., hence causing malfunction. CMOS device
behave differently than Bipolar or NMOS devices. Input levels of CMOS devices
must be fixed high or low by using a pull-up or pull-down circuitry. Each unused
pin should be connected to VDD or GND with a resistor, if it is considered to have
a possibility of being an output pin. All handling related to the unused pins must
be judged device by device and related specifications governing the devices.
3 STATUS BEFORE INITIALIZATION OF MOS DEVICES
Note: Power-on does not necessarily define initial status of MOS device. Production
process of MOS does not define the initial operation status of the device.
Immediately after the power source is turned ON, the devices with reset function
have not yet been initialized. Hence, power-on does not guarantee out-pin
levels, I/O settings or contents of registers. Device is not initialized until the
reset signal is received. Reset operation must be executed immediately after
power-on for devices having reset function.
81
µPD750004, 750006, 750008, 750004(A), 750006(A), 750008(A)
Regional Information
Some information contained in this document may vary from country to country. Before using any NEC
product in your application, please contact the NEC office in your country to obtain a list of authorized
representatives and distributors. They will verify:
• Device availability
• Ordering information
• Product release schedule
• Availability of related technical literature
• Development environment specifications (for example, specifications for third-party tools and
components, host computers, power plugs, AC supply voltages, and so forth)
• Network requirements
In addition, trademarks, registered trademarks, export restrictions, and other legal issues may also vary
from country to country.
NEC Electronics Inc. (U.S.)
Santa Clara, California
Tel: 800-366-9782
NEC Electronics Hong Kong Ltd.
Hong Kong
Tel: 2886-9318
NEC Electronics (Germany) GmbH
Benelux Office
Eindhoven, The Netherlands
Tel: 040-2445845
Fax: 800-729-9288
Fax: 2886-9022/9044
Fax: 040-2444580
NEC Electronics (Germany) GmbH
Duesseldorf, Germany
Tel: 0211-65 03 02
NEC Electronics Hong Kong Ltd.
Seoul Branch
Seoul, Korea
NEC Electronics (France) S.A.
Velizy-Villacoublay, France
Tel: 01-30-67 58 00
Fax: 0211-65 03 490
Tel: 02-528-0303
Fax: 02-528-4411
Fax: 01-30-67 58 99
NEC Electronics (UK) Ltd.
Milton Keynes, UK
Tel: 01908-691-133
NEC Electronics Singapore Pte. Ltd.
United Square, Singapore 1130
Tel: 253-8311
NEC Electronics (France) S.A.
Spain Office
Madrid, Spain
Fax: 01908-670-290
Fax: 250-3583
Tel: 01-504-2787
NEC Electronics Italiana s.r.1.
Milano, Italy
Tel: 02-66 75 41
Fax: 01-504-2860
NEC Electronics Taiwan Ltd.
Taipei, Taiwan
Tel: 02-719-2377
NEC Electronics (Germany) GmbH
Scandinavia Office
Fax: 02-66 75 42 99
Fax: 02-719-5951
Taeby, Sweden
Tel: 08-63 80 820
NEC do Brasil S.A.
Sao Paulo-SP, Brasil
Tel: 011-889-1680
Fax: 011-889-1689
Fax: 08-63 80 388
J96. 8
82
PD750004, 750006, 750008, 750004(A), 750006(A), 750008(A)
[MEMO]
83
µPD750004, 750006, 750008, 750004(A), 750006(A), 750008(A)
MS-DOS is a trademark of Microsoft Corporation.
IBM DOS, PC/AT, and PC DOS is a trademark of IBM Corporation.
The export of this product from Japan is regulated by the Japanese government. To export this product may be prohibited
without governmental license, the need for which must be judged by the customer. The export or re-export of this product
from a country other than Japan may also be prohibited without a license from that country. Please call an NEC sales
representative.
No part of this document may be copied or reproduced in any form or by any means without the prior written
consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this
document.
NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual
property rights of third parties by or arising from use of a device described herein or any other liability arising
from use of such device. No license, either express, implied or otherwise, is granted under any patents,
copyrights or other intellectual property rights of NEC Corporation or others.
While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices,
the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or
property arising from a defect in an NEC semiconductor device, customers must incorporate sufficient safety
measures in its design, such as redundancy, fire-containment, and anti-failure features.
NEC devices are classified into the following three quality grades:
"Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on
a customer designated "quality assurance program" for a specific application. The recommended applications
of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each
device before using it in a particular application.
Standard: Computers, office equipment, communications equipment, test and measurement equipment,
audio and visual equipment, home electronic appliances, machine tools, personal electronic
equipment and industrial robots
Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster
systems, anti-crime systems, safety equipment and medical equipment (not specifically designed
for life support)
Specific: Aircrafts, aerospace equipment, submersible repeaters, nuclear reactor control systems, life
support systems or medical equipment for life support, etc.
The quality grade of NEC devices is "Standard" unless otherwise specified in NEC's Data Sheets or Data Books.
If customers intend to use NEC devices for applications other than those specified for Standard quality grade,
they should contact an NEC sales representative in advance.
Anti-radioactive design is not implemented in this product.
M4 96. 5
相关型号:
UPD750004CU-XXX
Microcontroller, 4-Bit, MROM, 6MHz, MOS, PDIP42, 0.600 INCH, 1.778 MM PITCH, SHRINK, PLASTIC, DIP-42
NEC
UPD750004GB-XXX-3BS-MTX
Microcontroller, 4-Bit, MROM, 6MHz, MOS, PQFP44, 10 X 10 MM, 0.80 MM PITCH, PLASTIC, QFP-44
NEC
©2020 ICPDF网 联系我们和版权申明