74AHC573PW [NEXPERIA]
Octal D-type transparent latch; 3-stateProduction;
| 型号： | 74AHC573PW |
| 厂家： | 
Nexperia |
| 描述： | Octal D-type transparent latch; 3-stateProduction 驱动 光电二极管 逻辑集成电路 |
| 文件： | 总16页 (文件大小：276K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
74AHC573; 74AHCT573
Octal D-type transparent latch; 3-state
Rev. 8 — 13 July 2020
Product data sheet
1. General description
The 74AHC573; 74AHCT573 is an 8-bit D-type transparent latch with 3-state outputs. The device
features latch enable (LE) and output enable (OE) inputs. When LE is HIGH, data at the inputs
enter the latches. In this condition the latches are transparent, a latch output will change each time
its corresponding D-input changes. When LE is LOW the latches store the information that was
present at the inputs a set-up time preceding the HIGH-to-LOW transition of LE. A HIGH on OE
causes the outputs to assume a high-impedance OFF-state. Operation of the OE input does not
affect the state of the latches. Inputs are overvoltage tolerant. This feature allows the use of these
devices as translators in mixed voltage environments.
2. Features and benefits
•
Wide supply voltage range from 2.0 V to 5.5 V
•
•
•
•
•
•
•
•
Balanced propagation delays
All inputs have Schmitt-trigger action
Overvoltage tolerant inputs to 5.5 V
High noise immunity
CMOS low power dissipation
Common 3-state output enable input
Functionally identical to the 74AHC373; 74AHCT373
Input levels:
•
•
For 74AHC573: CMOS input level
For 74AHCT573: TTL input level
•
ESD protection:
•
•
•
HBM JESD22-A114F exceeds 2000 V
MM JESD22-A115-A exceeds 200 V
CDM JESD22-C101E exceeds 1000 V
•
•
•
Latch-up performance exceeds 100 mA per JESD 78 Class II Level A
Multiple package options
Specified from -40 °C to +85 °C and from -40 °C to +125 °C
Nexperia
74AHC573; 74AHCT573
Octal D-type transparent latch; 3-state
3. Ordering information
Table 1. Ordering information
Type number
Package
Temperature range Name
Description
Version
74AHC573D
-40 °C to +125 °C
-40 °C to +125 °C
-40 °C to +125 °C
SO20
plastic small outline package; 20 leads;
body width 7.5 mm
SOT163-1
SOT360-1
SOT764-1
74AHCT573D
74AHC573PW
74AHCT573PW
74AHC573BQ
74AHCT573BQ
TSSOP20
plastic thin shrink small outline package; 20 leads;
body width 4.4 mm
DHVQFN20 plastic dual in-line compatible thermal enhanced
very thin quad flat package; no leads; 20 terminals;
body 2.5 × 4.5 × 0.85 mm
4. Functional diagram
2
3
4
5
6
7
8
9
19
18
17
16
15
14
13
12
D0
D1
D2
D3
D4
D5
D6
D7
Q0
Q1
Q2
Q3
Q4
Q5
Q6
Q7
LATCH
1 to 8
3-STATE
OUTPUTS
LE
11
1
OE
mna809
Fig. 1. Functional diagram
11
1
C1
EN1
1
2
19
1D
OE
2
19
D0
D1
D2
D3
D4
D5
D6
D7
Q0
Q1
Q2
Q3
Q4
Q5
Q6
Q7
3
4
5
6
7
18
17
16
15
14
3
4
5
6
7
8
9
18
17
16
15
14
13
12
8
9
13
12
LE
11
mna807
mna808
Fig. 2. Logic symbol
Fig. 3. IEC logic symbol
©
74AHC_AHCT573
All information provided in this document is subject to legal disclaimers.
Nexperia B.V. 2020. All rights reserved
Product data sheet
Rev. 8 — 13 July 2020
2 / 16
Nexperia
74AHC573; 74AHCT573
Octal D-type transparent latch; 3-state
D0
D1
D2
D3
D4
D5
D6
D7
D
Q
D
Q
D
Q
D
Q
D
Q
D
Q
D
Q
D
Q
LATCH
1
LATCH
2
LATCH
3
LATCH
4
LATCH
5
LATCH
6
LATCH
7
LATCH
8
LE LE
LE LE
LE LE
LE LE
LE LE
LE LE
LE LE
LE LE
LE
OE
Q0
Q1
Q2
Q3
Q4
Q5
Q6
Q7
mna810
Fig. 4. Logic diagram
5. Pinning information
5.1. Pinning
74AHC573
74AHCT573
terminal 1
index area
2
3
4
5
6
7
8
9
19
18
17
16
15
14
13
12
D0
Q0
D1
D2
D3
D4
D5
D6
D7
Q1
Q2
Q3
Q4
Q5
Q6
Q7
74AHC573
74AHCT573
1
2
20
19
18
17
16
15
14
13
12
11
OE
D0
V
CC
Q0
Q1
Q2
Q3
Q4
Q5
Q6
Q7
LE
3
D1
(1)
GND
4
D2
5
D3
6
D4
001aal532
7
D5
8
D6
Transparent top view
9
D7
(1) This is not a ground pin. There is no electrical or
mechanical requirement to solder the pad. In case
soldered, the solder land should remain floating or
connected to GND.
10
GND
001aad099
Fig. 5. Pin configuration SOT163-1 (SO20) and
SOT360-1 (TSSOP20)
Fig. 6. Pin configuration SOT764-1 (DHVQFN20)
©
74AHC_AHCT573
All information provided in this document is subject to legal disclaimers.
Nexperia B.V. 2020. All rights reserved
Product data sheet
Rev. 8 — 13 July 2020
3 / 16
Nexperia
74AHC573; 74AHCT573
Octal D-type transparent latch; 3-state
5.2. Pin description
Table 2. Pin description
Symbol
Pin
Description
OE
1
output enable input (active LOW)
data input
D0 to D7
GND
LE
2, 3, 4, 5, 6, 7, 8, 9
10
ground (0 V)
11
latch enable (active HIGH)
data output
Q0 to Q7
VCC
19, 18, 17, 16, 15, 14, 13, 12
20
supply voltage
6. Functional description
Table 3. Function table
H = HIGH voltage level; h = HIGH voltage level one set-up time prior to the HIGH-to-LOW LE transition;
L = LOW voltage level; l = LOW voltage level one set-up time prior to the HIGH-to-LOW LE transition;
Z = high-impedance OFF-state.
Operating mode
Input
OE
L
Internal latch
Output
LE
Dn
L
H
l
Qn
L
Enable and read register (transparent mode)
Latch and read register
H
L
H
L
H
L
L
L
L
h
l
H
L
H
Z
Latch register and disable outputs
H
h
H
Z
7. Limiting values
Table 4. Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).
Symbol
VCC
VI
Parameter
Conditions
Min
-0.5
-0.5
-20
-20
-25
-
Max Unit
supply voltage
+7.0
+7.0
-
V
input voltage
V
IIK
input clamping current
output clamping current
output current
VI < -0.5 V
[1]
[1]
mA
mA
mA
mA
mA
IOK
VO < -0.5 V or VO > VCC + 0.5 V
VO = -0.5 V to (VCC + 0.5 V)
+20
+25
+75
-
IO
ICC
supply current
IGND
Tstg
Ptot
ground current
-75
-65
-
storage temperature
total power dissipation
+150 °C
Tamb = -40 °C to +125 °C
[2]
500
mW
[1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
[2] For SOT163-1 (SO20) package: Ptot derates linearly with 12.3 mW/K above 109 °C.
For SOT360-1 (TSSOP20) package: Ptot derates linearly with 10.0 mW/K above 100 °C.
For SOT764-1 (DHVQFN20) package: Ptot derates linearly with 12.9 mW/K above 111 °C.
©
74AHC_AHCT573
All information provided in this document is subject to legal disclaimers.
Nexperia B.V. 2020. All rights reserved
Product data sheet
Rev. 8 — 13 July 2020
4 / 16
Nexperia
74AHC573; 74AHCT573
Octal D-type transparent latch; 3-state
8. Recommended operating conditions
Table 5. Recommended operating conditions
Voltages are referenced to GND (ground = 0 V).
Symbol Parameter
Conditions
74AHC573
74AHCT573
Unit
Min
2.0
0
Typ
Max
5.5
Min
4.5
0
Typ
Max
5.5
VCC
VI
supply voltage
input voltage
5.0
5.0
V
V
V
-
5.5
-
5.5
VO
output voltage
ambient temperature
0
-
VCC
+125
100
20
0
-
VCC
Tamb
Δt/ΔV
-40
-
+25
-40
-
+25
+125 °C
input transition rise and VCC = 3.3 V ± 0.3 V
fall rate
-
-
-
-
-
ns/V
ns/V
VCC = 5.0 V ± 0.5 V
-
-
20
9. Static characteristics
Table 6. Static characteristics
At recommended operating conditions; voltages are referenced to GND (ground = 0 V).
Symbol Parameter
Conditions
25 °C
-40 °C to +85 °C -40 °C to +125 °C Unit
Min Typ Max
Min
Max
Min Typ
Max
74AHC573
VIH
HIGH-level
input voltage
VCC = 2.0 V
VCC = 3.0 V
VCC = 5.5 V
VCC = 2.0 V
VCC = 3.0 V
VCC = 5.5 V
VI = VIH or VIL
1.5
-
-
-
-
-
-
-
-
1.5
-
-
1.5
-
-
-
-
-
-
-
-
V
V
V
V
V
V
2.1
2.1
2.1
3.85
-
3.85
-
3.85
-
VIL
LOW-level
input voltage
-
-
-
0.5
0.9
1.65
-
-
-
0.5
0.9
1.65
-
-
-
0.5
0.9
1.65
VOH
HIGH-level
output voltage
IO = -50 μA; VCC = 2.0 V
1.9
2.9
4.4
2.0
3.0
4.5
-
-
-
-
-
-
1.9
2.9
-
-
-
-
-
1.9
2.9
-
-
-
-
-
-
-
-
-
-
V
V
V
V
V
IO = -50 μA; VCC = 3.0 V
IO = -50 μA; VCC = 4.5 V
4.4
4.4
IO = -4.0 mA; VCC = 3.0 V 2.58
IO = -8.0 mA; VCC = 4.5 V 3.94
2.48
3.80
2.40
3.70
-
VOL
LOW-level
VI = VIH or VIL
output voltage
IO = 50 μA; VCC = 2.0 V
-
-
-
-
-
-
0
0
0
-
0.1
0.1
-
-
-
-
-
-
0.1
0.1
-
-
-
-
-
-
-
-
-
-
-
-
0.1
0.1
V
V
V
V
V
IO = 50 μA; VCC = 3.0 V
IO = 50 μA; VCC = 4.5 V
IO = 4.0 mA; VCC = 3.0 V
IO = 8.0 mA; VCC = 4.5 V
VI = VIH or VIL;
0.1
0.1
0.1
0.36
0.36
±0.25
0.44
0.44
±2.5
0.55
0.55
-
IOZ
OFF-state
-
±10.0 μA
output current VO = VCC or GND;
VCC = 5.5 V
II
input leakage VI = VCC or GND;
-
-
-
-
0.1
4.0
-
-
1.0
40
-
-
-
-
2.0 μA
80 μA
current
VCC = 0 V to 5.5 V
ICC
supply current VI = VCC or GND; IO = 0 A;
VCC = 5.5 V
©
74AHC_AHCT573
All information provided in this document is subject to legal disclaimers.
Nexperia B.V. 2020. All rights reserved
Product data sheet
Rev. 8 — 13 July 2020
5 / 16
Nexperia
74AHC573; 74AHCT573
Octal D-type transparent latch; 3-state
Symbol Parameter
Conditions
25 °C
-40 °C to +85 °C -40 °C to +125 °C Unit
Min Typ Max
Min
Max
Min Typ
Max
CI
input
VI = VCC or GND
-
3
10
-
10
-
-
10 pF
capacitance
CO
output
-
4
-
-
-
-
-
10 pF
capacitance
74AHCT573
VIH
HIGH-level
input voltage
VCC = 4.5 V to 5.5 V
VCC = 4.5 V to 5.5 V
2.0
-
-
-
-
2.0
-
-
2.0
-
-
-
-
V
V
VIL
LOW-level
0.8
0.8
0.8
input voltage
VOH
HIGH-level
output voltage
VI = VIH or VIL; VCC = 4.5 V
IO = -50 μA
4.4
4.5
-
-
-
4.4
-
-
4.4
-
-
-
-
V
V
IO = -8.0 mA
3.94
3.80
3.70
VOL
LOW-level
output voltage
VI = VIH or VIL; VCC = 4.5 V
IO = 50 μA
-
-
-
0
-
0.1
0.36
±0.25
-
-
-
0.1
-
-
-
-
-
-
0.1
V
V
IO = 8.0 mA
0.44
±2.5
0.55
IOZ
OFF-state
VI = VIH or VIL;
-
±10.0 μA
output current VO = VCC or GND;
VCC = 5.5 V
II
input leakage VI = 5.5 V or GND;
-
-
-
-
-
-
0.1
4.0
-
-
-
1.0
40
-
-
-
-
-
-
2.0 μA
80 μA
1.5 mA
current
VCC = 0 V to 5.5 V
ICC
ΔICC
supply current VI = VCC or GND; IO = 0 A;
VCC = 5.5 V
additional
per input pin;
1.35
1.5
supply current VI = VCC - 2.1 V; IO = 0 A;
other pins at VCC or GND;
VCC = 4.5 V to 5.5 V
CI
input
capacitance
VI = VCC or GND
-
-
3
4
10
-
-
-
10
-
-
-
-
-
10 pF
10 pF
CO
output
capacitance
©
74AHC_AHCT573
All information provided in this document is subject to legal disclaimers.
Nexperia B.V. 2020. All rights reserved
Product data sheet
Rev. 8 — 13 July 2020
6 / 16
Nexperia
74AHC573; 74AHCT573
Octal D-type transparent latch; 3-state
10. Dynamic characteristics
Table 7. Dynamic characteristics
Voltages are referenced to GND (ground = 0 V); for test circuit see Fig. 11.
Symbol Parameter Conditions
74AHC573
25 °C
-40 °C to +85 °C -40 °C to +125 °C Unit
Min Typ[1] Max Min
Max
Min
Max
tpd
propagation Dn to Qn; see Fig. 7
[2]
[2]
[3]
[4]
delay
VCC = 3.0 V to 3.6 V
CL = 15 pF
CL = 50 pF
-
-
5.5 11.0
7.8 14.5
1.0
1.0
13.0
16.5
1.0
1.0
14.0
18.5
ns
ns
VCC = 4.5 V to 5.5 V
CL = 15 pF
-
-
3.9
5.5
6.8
8.8
1.0
1.0
8.0
1.0
1.0
8.5
ns
ns
CL = 50 pF
10.0
11.0
LE to Qn; see Fig. 8
VCC = 3.0 V to 3.6 V
CL = 15 pF
-
-
5.8 11.9
8.3 15.4
1.0
1.0
14.0
17.5
1.0
1.0
15.0
19.5
ns
ns
CL = 50 pF
VCC = 4.5 V to 5.5 V
CL = 15 pF
-
-
4.2
5.9
7.7
9.7
1.0
1.0
9.0
1.0
1.0
10.0
12.5
ns
ns
CL = 50 pF
11.0
ten
enable time OE to Qn; see Fig. 9
VCC = 3.0 V to 3.6 V
CL = 15 pF
-
-
5.8 11.5
8.3 15.0
1.0
1.0
13.5
17.0
1.0
1.0
14.5
19.0
ns
ns
CL = 50 pF
VCC = 4.5 V to 5.5 V
CL = 15 pF
-
-
4.4
6.3
7.7
9.7
1.0
1.0
9.0
1.0
1.0
10.0
12.5
ns
ns
CL = 50 pF
11.0
tdis
disable time OE to Qn; see Fig. 9
VCC = 3.0 V to 3.6 V
CL = 15 pF
-
-
6.8 11.0
9.7 14.5
1.0
1.0
13.0
16.5
1.0
1.0
14.0
18.5
ns
ns
CL = 50 pF
VCC = 4.5 V to 5.5 V
CL = 15 pF
-
-
4.6
7.4
7.7
9.7
1.0
1.0
9.0
1.0
1.0
10.0
12.5
ns
ns
CL = 50 pF
11.0
tW
tsu
th
pulse width LE HIGH; see Fig. 8
VCC = 3.0 V to 3.6 V
VCC = 4.5 V to 5.5 V
set-up time Dn to LE; see Fig. 10
VCC = 3.0 V to 3.6 V
VCC = 4.5 V to 5.5 V
5.0
5.0
-
-
-
-
5.0
5.0
-
-
5.0
5.0
-
-
ns
ns
3.5
3.5
-
-
-
-
3.5
3.5
-
-
3.5
3.5
-
-
ns
ns
hold time
Dn to LE; see Fig. 10
VCC = 3.0 V to 3.6 V
VCC = 4.5 V to 5.5 V
1.5
1.5
-
-
-
-
1.5
1.5
-
-
1.5
1.5
-
-
ns
ns
©
74AHC_AHCT573
All information provided in this document is subject to legal disclaimers.
Nexperia B.V. 2020. All rights reserved
Product data sheet
Rev. 8 — 13 July 2020
7 / 16
Nexperia
74AHC573; 74AHCT573
Octal D-type transparent latch; 3-state
Symbol Parameter Conditions
25 °C
-40 °C to +85 °C -40 °C to +125 °C Unit
Min Typ[1] Max Min
Max
Min
Max
CPD
power
fi = 1 MHz;
[5]
-
12
-
-
-
-
-
pF
dissipation
capacitance
VI = GND to VCC
74AHCT573; VCC = 4.5 V to 5.5 V
tpd
propagation Dn to Qn; see Fig. 7
[2]
[2]
[3]
[4]
delay
CL = 15 pF
CL = 50 pF
-
-
3.5
4.9
5.5
7.5
1
1
6.5
8.5
1
1
7.0
9.5
ns
ns
LE to Qn; see Fig. 8
CL = 15 pF
-
-
3.9
5.5
6.0
8.5
1
1
7.0
9.5
1
1
7.5
ns
ns
CL = 50 pF
11.0
ten
enable time OE to Qn; see Fig. 9
CL = 15 pF
-
-
4.1
5.9
6.5
8.5
1
1
7.5
1
1
8.5
ns
ns
CL = 50 pF
10.0
11.0
tdis
disable time OE to Qn; see Fig. 9
CL = 15 pF
-
4.5
6.4
-
6.5
1
1
7.5
1
1
8.5
ns
ns
ns
ns
ns
pF
CL = 50 pF
-
9.0
10.0
11.5
tW
pulse width LE HIGH; see Fig. 8
set-up time Dn to LE; see Fig. 10
5.0
3.5
1.5
-
-
-
-
-
5.0
3.5
1.5
-
-
-
-
-
5.0
3.5
1.5
-
-
-
-
-
tsu
th
-
hold time
Dn to LE; see Fig. 10
-
CPD
power
fi = 1 MHz;
[5]
18
dissipation
capacitance
VI = GND to VCC
[1] Typical values are measured at nominal supply voltage (VCC = 3.3 V and VCC = 5.0 V).
[2] tpd is the same as tPHL and tPLH
[3] ten is the same as tPZH and tPZL
[4] tdis is the same as tPHZ and tPLZ
.
.
.
[5] CPD is used to determine the dynamic power dissipation (PD in μW).
PD = CPD x VCC 2 x fi x N + Σ(CL x VCC 2 x fo) where:
fi = input frequency in MHz;
fo = output frequency in MHz;
CL = output load capacitance in pF;
VCC = supply voltage in V;
N = number of inputs switching;
Σ(CL x VCC 2 x fo) = sum of the outputs.
10.1. Waveforms and test circuit
V
I
V
Dn input
M
GND
t
t
PLH
PHL
V
OH
V
Qn output
M
mna811
V
OL
Measurement points are given in Table 8.
VOL and VOH are typical voltage output levels that occur with the output load.
Fig. 7. Data input to output propagation delays
©
74AHC_AHCT573
All information provided in this document is subject to legal disclaimers.
Nexperia B.V. 2020. All rights reserved
Product data sheet
Rev. 8 — 13 July 2020
8 / 16
Nexperia
74AHC573; 74AHCT573
Octal D-type transparent latch; 3-state
1/f
max
V
I
LE input
V
M
GND
t
W
t
t
PLH
PHL
V
OH
V
Qn output
M
mna812
V
OL
Measurement points are given in Table 8.
VOL and VOH are typical voltage output levels that occur with the output load.
Fig. 8. Latch enable input to output propagation delays
V
I
OE input
V
M
t
GND
t
PLZ
PZL
V
CC
Qn output
LOW-to-OFF
OFF-to-LOW
V
M
V
X
V
OL
t
t
PZH
PHZ
V
OH
V
Y
Qn output
V
HIGH-to-OFF
OFF-to-HIGH
M
GND
outputs
enabled
outputs
enabled
outputs
disabled
mna813
Measurement points are given in Table 8.
VOL and VOH are typical voltage output levels that occur with the output load.
Fig. 9. Enable and disable times
©
74AHC_AHCT573
All information provided in this document is subject to legal disclaimers.
Nexperia B.V. 2020. All rights reserved
Product data sheet
Rev. 8 — 13 July 2020
9 / 16
Nexperia
74AHC573; 74AHCT573
Octal D-type transparent latch; 3-state
V
I
V
Dn input
M
GND
t
t
h
h
t
t
su
su
V
I
LE input
V
M
GND
mna814
Measurement points are given in Table 8.
VOL and VOH are typical voltage output levels that occur with the output load.
The shaded areas indicate when the input is permitted to change for predicable output performance.
Fig. 10. Data set-up and hold times
Table 8. Measurement points
Type
Input
VM
Output
VM
VX
VY
74AHC573
0.5 x VCC
1.5 V
0.5 x VCC
0.5 x VCC
VOL + 0.3 V
VOL + 0.3 V
VOH - 0.3 V
VOH - 0.3 V
74AHCT573
t
W
V
I
90 %
negative
pulse
V
V
V
M
M
10 %
0 V
t
t
r
f
t
t
f
r
V
I
90 %
M
positive
pulse
V
M
10 %
0 V
t
W
V
V
CC
CC
V
I
V
O
R
L
S1
G
open
DUT
R
T
C
L
001aad983
Test data is given in Table 9.
Definitions test circuit:
RT = termination resistance should be equal to output impedance Zo of the pulse generator.
CL = load capacitance including jig and probe capacitance.
RL = load resistance.
S1 = test selection switch.
Fig. 11. Test circuit for measuring switching times
Table 9. Test data
Type
Input
VI
Load
S1 position
tPHL, tPLH
open
tr, tf
CL
RL
tPZH, tPHZ
tPZL, tPLZ
VCC
74AHC573
VCC
3.0 V
≤ 3.0 ns
≤ 3.0 ns
15 pF, 50 pF
15 pF, 50 pF
1 kΩ
1 kΩ
GND
GND
74AHCT573
open
VCC
©
74AHC_AHCT573
All information provided in this document is subject to legal disclaimers.
Nexperia B.V. 2020. All rights reserved
Product data sheet
Rev. 8 — 13 July 2020
10 / 16
Nexperia
74AHC573; 74AHCT573
Octal D-type transparent latch; 3-state
11. Package outline
SO20: plastic small outline package; 20 leads; body width 7.5 mm
SOT163-1
D
E
A
X
c
y
H
E
v
M
A
Z
20
11
Q
A
2
A
(A )
3
A
1
pin 1 index
θ
L
p
L
1
10
w
detail X
e
M
b
p
0
5
10 mm
scale
DIMENSIONS (inch dimensions are derived from the original mm dimensions)
A
max.
(1)
(1)
(1)
UNIT
mm
A
A
A
b
c
D
E
e
H
L
L
Q
v
w
y
θ
1
2
3
p
E
p
Z
0.3
0.1
2.45
2.25
0.49
0.36
0.32
0.23
13.0
12.6
7.6
7.4
10.65
10.00
1.1
0.4
1.1
1.0
0.9
0.4
2.65
0.1
0.25
0.01
1.27
0.05
1.4
0.25 0.25
0.1
8o
0o
0.012 0.096
0.004 0.089
0.019 0.013 0.51
0.014 0.009 0.49
0.30
0.29
0.419
0.394
0.043 0.043
0.016 0.039
0.035
0.016
inches
0.055
0.01 0.01 0.004
Note
1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.
REFERENCES
OUTLINE
EUROPEAN
PROJECTION
ISSUE DATE
VERSION
IEC
JEDEC
JEITA
99-12-27
03-02-19
SOT163-1
075E04
MS-013
Fig. 12. Package outline SOT163-1 (SO20)
©
74AHC_AHCT573
All information provided in this document is subject to legal disclaimers.
Nexperia B.V. 2020. All rights reserved
Product data sheet
Rev. 8 — 13 July 2020
11 / 16
Nexperia
74AHC573; 74AHCT573
Octal D-type transparent latch; 3-state
TSSOP20: plastic thin shrink small outline package; 20 leads; body width 4.4 mm
SOT360-1
D
E
A
X
c
H
v
M
A
y
E
Z
11
20
Q
A
2
(A )
3
A
A
1
pin 1 index
θ
L
p
L
1
10
detail X
w
M
b
p
e
0
2.5
5 mm
scale
DIMENSIONS (mm are the original dimensions)
A
(1)
(2)
(1)
UNIT
A
A
A
b
c
D
E
e
H
L
L
Q
v
w
y
Z
θ
1
2
3
p
E
p
max.
8o
0o
0.15
0.05
0.95
0.80
0.30
0.19
0.2
0.1
6.6
6.4
4.5
4.3
6.6
6.2
0.75
0.50
0.4
0.3
0.5
0.2
mm
1.1
0.65
1
0.2
0.13
0.1
0.25
Notes
1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.
REFERENCES
OUTLINE
EUROPEAN
PROJECTION
ISSUE DATE
VERSION
IEC
JEDEC
JEITA
99-12-27
03-02-19
SOT360-1
MO-153
Fig. 13. Package outline SOT360-1 (TSSOP20)
©
74AHC_AHCT573
All information provided in this document is subject to legal disclaimers.
Nexperia B.V. 2020. All rights reserved
Product data sheet
Rev. 8 — 13 July 2020
12 / 16
Nexperia
74AHC573; 74AHCT573
Octal D-type transparent latch; 3-state
DHVQFN20: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads;
20 terminals; body 2.5 x 4.5 x 0.85 mm
SOT764-1
B
A
D
A
A
1
E
c
detail X
terminal 1
index area
terminal 1
index area
e
C
1
v
w
C
C
A B
y
y
e
b
C
1
2
9
L
1
10
E
e
h
20
11
19
12
X
D
h
0
2.5
5 mm
scale
Dimensions (mm are the original dimensions)
(1) (1)
(1)
Unit
A
A
b
c
D
D
h
E
E
e
e
1
L
v
w
y
y
1
1
h
max 1.00 0.05 0.30
4.6 3.15 2.6 1.15
0.5
nom
min
mm
0.90 0.02 0.25 0.2 4.5 3.00 2.5 1.00 0.5 3.5 0.4 0.1 0.05 0.05 0.1
0.80 0.00 0.18 4.4 2.85 2.4 0.85 0.3
Note
1. Plastic or metal protrusions of 0.075 mm maximum per side are not included.
sot764-1_po
Issue date
References
Outline
version
European
projection
IEC
- - -
JEDEC
JEITA
- - -
03-01-27
14-12-12
SOT764-1
MO-241
Fig. 14. Package outline SOT764-1 (DHVQFN20)
©
74AHC_AHCT573
All information provided in this document is subject to legal disclaimers.
Nexperia B.V. 2020. All rights reserved
Product data sheet
Rev. 8 — 13 July 2020
13 / 16
Nexperia
74AHC573; 74AHCT573
Octal D-type transparent latch; 3-state
12. Abbreviations
Table 10. Abbreviations
Acronym
CDM
CMOS
ESD
Description
Charged Device Model
Complementary Metal-Oxide Semiconductor
ElectroStatic Discharge
Human Body Model
HBM
MM
Machine Model
TTL
Transistor-Transistor Logic
13. Revision history
Table 11. Revision history
Document ID
Release date
20200713
Data sheet status
Change notice
Supersedes
74AHC_AHCT573 v.8
Modifications:
Product data sheet
-
74AHC_AHCT573 v.7
•
The format of this data sheet has been redesigned to comply with the identity guidelines of
Nexperia.
•
•
•
•
•
Legal texts have been adapted to the new company name where appropriate.
Section 1 and Section 2 updated.
Table 4: Derating values for Ptot total power dissipation have been updated.
Table 6: Conditions for IOZ corrected.
Package outline drawing of SOT764-1 (Fig. 14) updated.
74AHC_AHCT573 v.7
Modifications:
20111108
Product data sheet
-
74AHC_AHCT573 v.6
•
Legal pages updated.
74AHC_AHCT573 v.6
74AHC_AHCT573 v.5
74AHC_AHCT573 v.4
74AHC_AHCT573 v.3
74AHC_AHCT573 v.2
74AHC_AHCT573 v.1
20101125
20100325
20100303
20080424
20031208
19990927
Product data sheet
Product data sheet
Product data sheet
Product data sheet
Product specification
Product specification
-
-
-
-
-
-
74AHC_AHCT573 v.5
74AHC_AHCT573 v.4
74AHC_AHCT573 v.3
74AHC_AHCT573 v.2
74AHC_AHCT573 v.1
-
©
74AHC_AHCT573
All information provided in this document is subject to legal disclaimers.
Nexperia B.V. 2020. All rights reserved
Product data sheet
Rev. 8 — 13 July 2020
14 / 16
Nexperia
74AHC573; 74AHCT573
Octal D-type transparent latch; 3-state
injury, death or severe property or environmental damage. Nexperia and its
suppliers accept no liability for inclusion and/or use of Nexperia products in
such equipment or applications and therefore such inclusion and/or use is at
the customer’s own risk.
14. Legal information
Quick reference data — The Quick reference data is an extract of the
product data given in the Limiting values and Characteristics sections of this
document, and as such is not complete, exhaustive or legally binding.
Data sheet status
Document status Product
Definition
Applications — Applications that are described herein for any of these
products are for illustrative purposes only. Nexperia makes no representation
or warranty that such applications will be suitable for the specified use
without further testing or modification.
[1][2]
status [3]
Objective [short]
data sheet
Development
This document contains data from
the objective specification for
product development.
Customers are responsible for the design and operation of their applications
and products using Nexperia products, and Nexperia accepts no liability for
any assistance with applications or customer product design. It is customer’s
sole responsibility to determine whether the Nexperia product is suitable
and fit for the customer’s applications and products planned, as well as
for the planned application and use of customer’s third party customer(s).
Customers should provide appropriate design and operating safeguards to
minimize the risks associated with their applications and products.
Preliminary [short]
data sheet
Qualification
Production
This document contains data from
the preliminary specification.
Product [short]
data sheet
This document contains the product
specification.
[1] Please consult the most recently issued document before initiating or
completing a design.
Nexperia does not accept any liability related to any default, damage, costs
or problem which is based on any weakness or default in the customer’s
applications or products, or the application or use by customer’s third party
customer(s). Customer is responsible for doing all necessary testing for the
customer’s applications and products using Nexperia products in order to
avoid a default of the applications and the products or of the application or
use by customer’s third party customer(s). Nexperia does not accept any
liability in this respect.
[2] The term 'short data sheet' is explained in section "Definitions".
[3] The product status of device(s) described in this document may have
changed since this document was published and may differ in case of
multiple devices. The latest product status information is available on
the internet at https://www.nexperia.com.
Definitions
Limiting values — Stress above one or more limiting values (as defined in
the Absolute Maximum Ratings System of IEC 60134) will cause permanent
damage to the device. Limiting values are stress ratings only and (proper)
operation of the device at these or any other conditions above those
given in the Recommended operating conditions section (if present) or the
Characteristics sections of this document is not warranted. Constant or
repeated exposure to limiting values will permanently and irreversibly affect
the quality and reliability of the device.
Draft — The document is a draft version only. The content is still under
internal review and subject to formal approval, which may result in
modifications or additions. Nexperia does not give any representations or
warranties as to the accuracy or completeness of information included herein
and shall have no liability for the consequences of use of such information.
Short data sheet — A short data sheet is an extract from a full data sheet
with the same product type number(s) and title. A short data sheet is
intended for quick reference only and should not be relied upon to contain
detailed and full information. For detailed and full information see the relevant
full data sheet, which is available on request via the local Nexperia sales
office. In case of any inconsistency or conflict with the short data sheet, the
full data sheet shall prevail.
Terms and conditions of commercial sale — Nexperia products are
sold subject to the general terms and conditions of commercial sale, as
published at http://www.nexperia.com/profile/terms, unless otherwise agreed
in a valid written individual agreement. In case an individual agreement is
concluded only the terms and conditions of the respective agreement shall
apply. Nexperia hereby expressly objects to applying the customer’s general
terms and conditions with regard to the purchase of Nexperia products by
customer.
Product specification — The information and data provided in a Product
data sheet shall define the specification of the product as agreed between
Nexperia and its customer, unless Nexperia and customer have explicitly
agreed otherwise in writing. In no event however, shall an agreement be
valid in which the Nexperia product is deemed to offer functions and qualities
beyond those described in the Product data sheet.
No offer to sell or license — Nothing in this document may be interpreted
or construed as an offer to sell products that is open for acceptance or the
grant, conveyance or implication of any license under any copyrights, patents
or other industrial or intellectual property rights.
Export control — This document as well as the item(s) described herein
may be subject to export control regulations. Export might require a prior
authorization from competent authorities.
Disclaimers
Limited warranty and liability — Information in this document is believed
to be accurate and reliable. However, Nexperia does not give any
representations or warranties, expressed or implied, as to the accuracy
or completeness of such information and shall have no liability for the
consequences of use of such information. Nexperia takes no responsibility
for the content in this document if provided by an information source outside
of Nexperia.
Non-automotive qualified products — Unless this data sheet expressly
states that this specific Nexperia product is automotive qualified, the
product is not suitable for automotive use. It is neither qualified nor tested in
accordance with automotive testing or application requirements. Nexperia
accepts no liability for inclusion and/or use of non-automotive qualified
products in automotive equipment or applications.
In no event shall Nexperia be liable for any indirect, incidental, punitive,
special or consequential damages (including - without limitation - lost
profits, lost savings, business interruption, costs related to the removal
or replacement of any products or rework charges) whether or not such
damages are based on tort (including negligence), warranty, breach of
contract or any other legal theory.
In the event that customer uses the product for design-in and use in
automotive applications to automotive specifications and standards,
customer (a) shall use the product without Nexperia’s warranty of the
product for such automotive applications, use and specifications, and (b)
whenever customer uses the product for automotive applications beyond
Nexperia’s specifications such use shall be solely at customer’s own risk,
and (c) customer fully indemnifies Nexperia for any liability, damages or failed
product claims resulting from customer design and use of the product for
automotive applications beyond Nexperia’s standard warranty and Nexperia’s
product specifications.
Notwithstanding any damages that customer might incur for any reason
whatsoever, Nexperia’s aggregate and cumulative liability towards customer
for the products described herein shall be limited in accordance with the
Terms and conditions of commercial sale of Nexperia.
Translations — A non-English (translated) version of a document is for
reference only. The English version shall prevail in case of any discrepancy
between the translated and English versions.
Right to make changes — Nexperia reserves the right to make changes
to information published in this document, including without limitation
specifications and product descriptions, at any time and without notice. This
document supersedes and replaces all information supplied prior to the
publication hereof.
Trademarks
Suitability for use — Nexperia products are not designed, authorized or
warranted to be suitable for use in life support, life-critical or safety-critical
systems or equipment, nor in applications where failure or malfunction
of an Nexperia product can reasonably be expected to result in personal
Notice: All referenced brands, product names, service names and
trademarks are the property of their respective owners.
©
74AHC_AHCT573
All information provided in this document is subject to legal disclaimers.
Nexperia B.V. 2020. All rights reserved
Product data sheet
Rev. 8 — 13 July 2020
15 / 16
Nexperia
74AHC573; 74AHCT573
Octal D-type transparent latch; 3-state
Contents
1. General description......................................................1
2. Features and benefits.................................................. 1
3. Ordering information....................................................2
4. Functional diagram.......................................................2
5. Pinning information......................................................3
5.1. Pinning.........................................................................3
5.2. Pin description.............................................................4
6. Functional description................................................. 4
7. Limiting values............................................................. 4
8. Recommended operating conditions..........................5
9. Static characteristics....................................................5
10. Dynamic characteristics............................................ 7
10.1. Waveforms and test circuit........................................ 8
11. Package outline........................................................ 11
12. Abbreviations............................................................14
13. Revision history........................................................14
14. Legal information......................................................15
© Nexperia B.V. 2020. All rights reserved
For more information, please visit: http://www.nexperia.com
For sales office addresses, please send an email to: salesaddresses@nexperia.com
Date of release: 13 July 2020
©
74AHC_AHCT573
All information provided in this document is subject to legal disclaimers.
Nexperia B.V. 2020. All rights reserved
Product data sheet
Rev. 8 — 13 July 2020
16 / 16
相关型号：
74AHC573PW/T3
IC AHC/VHC/H/U/V SERIES, 8-BIT DRIVER, TRUE OUTPUT, PDSO20, 4.40 MM, PLASTIC, MO-153, SOT-360-1, TSSOP-20, Bus Driver/Transceiver
NXP
©2020 ICPDF网 联系我们和版权申明