74AHCT74D
更新时间:2024-09-19 05:39:50
品牌:NEXPERIA
描述:Dual D-type flip-flop with set and reset; positive-edge triggerProduction
74AHCT74D 概述
Dual D-type flip-flop with set and reset; positive-edge triggerProduction 触发器/锁存器
74AHCT74D 规格参数
是否Rohs认证: | 符合 | 生命周期: | Active |
包装说明: | SOP, | Reach Compliance Code: | compliant |
HTS代码: | 8542.39.00.01 | 风险等级: | 5.07 |
系列: | AHCT/VHCT/VT | JESD-30 代码: | R-PDSO-G14 |
JESD-609代码: | e4 | 长度: | 8.65 mm |
逻辑集成电路类型: | D FLIP-FLOP | 湿度敏感等级: | 1 |
位数: | 1 | 功能数量: | 2 |
端子数量: | 14 | 最高工作温度: | 125 °C |
最低工作温度: | -40 °C | 输出特性: | 3-STATE |
输出极性: | COMPLEMENTARY | 封装主体材料: | PLASTIC/EPOXY |
封装代码: | SOP | 封装形状: | RECTANGULAR |
封装形式: | SMALL OUTLINE | 峰值回流温度(摄氏度): | 260 |
传播延迟(tpd): | 11 ns | 认证状态: | Not Qualified |
座面最大高度: | 1.75 mm | 最大供电电压 (Vsup): | 5.5 V |
最小供电电压 (Vsup): | 4.5 V | 标称供电电压 (Vsup): | 5 V |
表面贴装: | YES | 技术: | CMOS |
温度等级: | AUTOMOTIVE | 端子面层: | Nickel/Palladium/Gold (Ni/Pd/Au) |
端子形式: | GULL WING | 端子节距: | 1.27 mm |
端子位置: | DUAL | 处于峰值回流温度下的最长时间: | 30 |
触发器类型: | POSITIVE EDGE | 宽度: | 3.9 mm |
最小 fmax: | 80 MHz | Base Number Matches: | 1 |
74AHCT74D 数据手册
通过下载74AHCT74D数据手册来全面了解它。这个PDF文档包含了所有必要的细节,如产品概述、功能特性、引脚定义、引脚排列图等信息。
PDF下载74AHC74; 74AHCT74
Dual D-type flip-flop with set and reset; positive-edge trigger
Rev. 8 — 22 April 2020
Product data sheet
1. General description
The 74AHC74; 74AHCT74 is a high-speed Si-gate CMOS device and is pin compatible with
Low-Power Schottky TTL (LSTTL). It is specified in compliance with JEDEC standard No. 7-A.
The 74AHC74; 74AHCT74 is a dual positive-edge triggered, D-type flip-flop with individual data
inputs (D), clock inputs (CP), set inputs (SD) and reset inputs (RD). It also has complementary
outputs (Q and Q).
The set and reset are asynchronous active LOW inputs that operate independent of the clock
input. Information on the data input is transferred to the Q output on the LOW to HIGH transition
of the clock pulse. The data inputs must be stable one set-up time prior to the LOW to HIGH clock
transition for predictable operation.
Schmitt-trigger action in the clock input makes the circuit highly tolerant to slower clock rise and fall
times.
2. Features and benefits
•
Balanced propagation delays
•
•
•
All inputs have Schmitt-trigger actions
Inputs accept voltages higher than VCC
Input levels:
•
•
For 74AHC74: CMOS level
For 74AHCT74: TTL level
•
ESD protection:
•
•
•
HBM EIA/JESD22-A114E exceeds 2000 V
MM EIA/JESD22-A115-A exceeds 200 V
CDM EIA/JESD22-C101C exceeds 1000 V
•
•
Multiple package options
Specified from -40 °C to +85 °C and from -40 °C to +125 °C
3. Ordering information
Table 1. Ordering information
Type number
Package
Temperature range Name
Description
Version
74AHC74D
-40 °C to +125 °C
-40 °C to +125 °C
-40 °C to +125 °C
SO14
plastic small outline package; 14 leads;
body width 3.9 mm
SOT108-1
74AHCT74D
74AHC74PW
74AHCT74PW
74AHC74BQ
74AHCT74BQ
TSSOP14
plastic thin shrink small outline package; 14 leads;
body width 4.4 mm
SOT402-1
SOT762-1
DHVQFN14 plastic dual in-line compatible thermal enhanced
very thin quad flat package; no leads; 14 terminals;
body 2.5 × 3 × 0.85 mm
Nexperia
74AHC74; 74AHCT74
Dual D-type flip-flop with set and reset; positive-edge trigger
4. Functional diagram
1SD
4
SD
1Q
1Q
1D
2
3
Q
Q
D
5
6
1CP
CP
FF
RD
4
3
2
1
4 10
S
5
6
1RD
2SD
1
C1
1SD 2SD
1D
R
10
SD
1Q
2Q
5
9
2
12
3
1D
2D
1CP
D
Q
Q
SD
2Q
2Q
2D
9
8
12
11
D
Q
Q
CP
10
11
12
13
11 2CP
S
FF
2CP
9
8
1Q
2Q
6
8
CP
C1
FF
RD
1D
R
RD
1RD 2RD
1 13
2RD
mna420
13
mna418
mna419
Fig. 1. Functional diagram
Fig. 2. Logic symbol
Fig. 3. IEC logic symbol
Q
C
C
C
C
C
C
C
C
D
Q
RD
SD
CP
mna421
C
C
Fig. 4. Logic diagram (one flip-flop)
©
74AHC_AHCT74
All information provided in this document is subject to legal disclaimers.
Nexperia B.V. 2020. All rights reserved
Product data sheet
Rev. 8 — 22 April 2020
2 / 15
Nexperia
74AHC74; 74AHCT74
Dual D-type flip-flop with set and reset; positive-edge trigger
5. Pinning information
5.1. Pinning
74AHC74
74AHCT74
terminal 1
index area
2
3
4
5
6
13
12
11
10
9
1D
1CP
1SD
1Q
2RD
2D
74AHC74
74AHCT74
2CP
2SD
2Q
(1)
GND
1
2
3
4
5
6
7
14
13
12
11
10
9
1RD
1D
V
CC
1Q
2RD
2D
1CP
1SD
1Q
2CP
2SD
2Q
001aac450
Transparent top view
1Q
(1) This is not a ground pin. There is no electrical or
mechanical requirement to solder the pad. In case
soldered, the solder land should remain floating or
connected to GND.
GND
8
2Q
001aac449
Fig. 5. Pin configuration SOT108-1 (SO14) and
SOT402-1 (TSSOP14)
Fig. 6. Pin configuration SOT762-1 (DHVQFN14)
5.2. Pin description
Table 2. Pin description
Symbol
1RD
1D
Pin
1
Description
asynchronous reset direct input (active LOW)
data input
2
1CP
1SD
1Q
3
clock input (LOW to HIGH, edge-triggered)
asynchronous set direct input (active LOW)
true flip-flop output
4
5
1Q
6
complement flip-flop output
ground (0 V)
GND
2Q
7
8
complement flip-flop output
true flip-flop output
2Q
9
2SD
2CP
2D
10
11
12
13
14
asynchronous set direct input (active LOW)
clock input (LOW to HIGH, edge-triggered)
data input
2RD
VCC
asynchronous reset direct input (active LOW)
supply voltage
©
74AHC_AHCT74
All information provided in this document is subject to legal disclaimers.
Nexperia B.V. 2020. All rights reserved
Product data sheet
Rev. 8 — 22 April 2020
3 / 15
Nexperia
74AHC74; 74AHCT74
Dual D-type flip-flop with set and reset; positive-edge trigger
6. Functional description
Table 3. Function table
H = HIGH voltage level; L = LOW voltage level; X = don’t care;
↑ = LOW to HIGH transition; Qn+1 = state after the next LOW to HIGH CP transition.
Control
Input
nD
X
Output
nSD
L
nRD
H
nCP
X
nQ
H
L
nQ
L
nQn+1
nQn+1
-
-
H
L
X
X
H
H
-
-
-
L
L
X
X
H
-
-
-
H
H
↑
L
L
H
H
L
H
H
↑
H
-
-
7. Limiting values
Table 4. Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).
Symbol Parameter
Conditions
Min
-0.5
-0.5
-20
-20
-25
-
Max
+7.0
+7.0
-
Unit
V
VCC
VI
supply voltage
input voltage
V
IIK
input clamping current
output clamping current
output current
VI < -0.5 V
[1]
[1]
mA
mA
mA
mA
mA
°C
IOK
IO
VO < -0.5 V or VO > VCC + 0.5 V
VO = -0.5 V to (VCC + 0.5 V)
+20
+25
+75
-
ICC
IGND
Tstg
Ptot
supply current
ground current
-75
-65
-
storage temperature
total power dissipation
+150
500
Tamb = -40 °C to +125 °C
[2]
mW
[1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
[2] For SOT108-1 (SO14) package: Ptot derates linearly with 10.1 mW/K above 100 °C.
For SOT402-1 (TSSOP14) package: Ptot derates linearly with 7.3 mW/K above 81 °C.
For SOT762-1 (DHVQFN14) package: Ptot derates linearly with 9.6 mW/K above 98 °C.
8. Recommended operating conditions
Table 5. Operating conditions
Symbol Parameter
Conditions
74AHC74
74AHCT74
Unit
Min
2.0
0
Typ
Max
5.5
Min
4.5
0
Typ
Max
5.5
VCC
VI
supply voltage
input voltage
5.0
5.0
V
V
V
-
5.5
-
5.5
VO
output voltage
ambient temperature
0
-
VCC
+125
100
20
0
-
VCC
Tamb
Δt/ΔV
-40
-
+25
-40
-
+25
+125 °C
input transition rise and fall rate VCC = 3.0 V to 3.6 V
VCC = 4.5 V to 5.5 V
-
-
-
-
-
ns/V
ns/V
-
-
20
©
74AHC_AHCT74
All information provided in this document is subject to legal disclaimers.
Nexperia B.V. 2020. All rights reserved
Product data sheet
Rev. 8 — 22 April 2020
4 / 15
Nexperia
74AHC74; 74AHCT74
Dual D-type flip-flop with set and reset; positive-edge trigger
9. Static characteristics
Table 6. Static characteristics
At recommended operating conditions; voltages are referenced to GND (ground = 0 V).
Symbol Parameter
Conditions
25 °C
-40 °C to
+85 °C
-40 °C to
+125 °C
Unit
Min
Typ
Max
Min
Max
Min
Max
74AHC74
VIH
HIGH-level
input voltage
VCC = 2.0 V
VCC = 3.0 V
VCC = 5.5 V
VCC = 2.0 V
VCC = 3.0 V
VCC = 5.5 V
VI = VIH or VIL
1.5
-
-
-
-
-
-
-
-
1.5
-
-
1.5
-
-
V
V
V
V
V
V
2.1
2.1
2.1
3.85
-
3.85
-
3.85
-
VIL
LOW-level
input voltage
-
-
-
0.5
0.9
1.65
-
-
-
0.5
0.9
1.65
-
-
-
0.5
0.9
1.65
VOH
HIGH-level
output voltage
IO = -50 μA; VCC = 2.0 V
1.9
2.9
2.0
3.0
4.5
-
-
-
-
-
-
1.9
2.9
-
-
-
-
-
1.9
2.9
-
-
-
-
-
V
V
V
V
V
IO = -50 μA; VCC = 3.0 V
IO = -50 μA; VCC = 4.5 V
IO = -4.0 mA; VCC = 3.0 V
IO = -8.0 mA; VCC = 4.5 V
4.4
4.4
4.4
2.58
3.94
2.48
3.80
2.40
3.70
-
VOL
LOW-level
VI = VIH or VIL
output voltage
IO = 50 μA; VCC = 2.0 V
IO = 50 μA; VCC = 3.0 V
IO = 50 μA; VCC = 4.5 V
IO = 4.0 mA; VCC = 3.0 V
IO = 8.0 mA; VCC = 4.5 V
-
-
-
-
-
-
0
0
0
-
0.1
0.1
-
-
-
-
-
-
0.1
0.1
-
-
-
-
-
-
0.1
0.1
V
V
V
V
V
0.1
0.1
0.1
0.36
0.36
0.1
0.44
0.44
1.0
0.55
0.55
-
II
input leakage VI = 5.5 V or GND;
current VCC = 0 V to 5.5 V
-
2.0 μA
ICC
CI
supply current VI = VCC or GND; IO = 0 A;
VCC = 5.5 V
-
-
-
2.0
10
-
-
20
10
-
-
40
10
μA
pF
input
VI = VCC or GND
3
capacitance
74AHCT74
VIH
HIGH-level
input voltage
VCC = 4.5 V to 5.5 V
VCC = 4.5 V to 5.5 V
2.0
-
-
-
-
2.0
-
-
2.0
-
-
V
V
VIL
LOW-level
0.8
0.8
0.8
input voltage
VOH
HIGH-level
output voltage
VI = VIH or VIL; VCC = 4.5 V
IO = -50 μA
4.4
4.5
-
-
-
4.4
-
-
4.4
-
-
V
V
IO = -8.0 mA
3.94
3.80
3.70
VOL
LOW-level
output voltage
VI = VIH or VIL; VCC = 4.5 V
IO = 50 μA
-
-
-
0
-
0.1
0.36
0.1
-
-
-
0.1
0.44
1.0
-
-
-
0.1
V
V
IO = 8.0 mA
0.55
II
input leakage VI = 5.5 V or GND;
current VCC = 0 V to 5.5 V
-
2.0 μA
ICC
supply current VI = VCC or GND; IO = 0 A;
VCC = 5.5 V
-
-
2.0
-
20
-
40 μA
©
74AHC_AHCT74
All information provided in this document is subject to legal disclaimers.
Nexperia B.V. 2020. All rights reserved
Product data sheet
Rev. 8 — 22 April 2020
5 / 15
Nexperia
74AHC74; 74AHCT74
Dual D-type flip-flop with set and reset; positive-edge trigger
Symbol Parameter
Conditions
25 °C
-40 °C to
+85 °C
-40 °C to
+125 °C
Unit
Min
Typ
Max
Min
Max
Min
Max
ΔICC
additional
per input pin; VI = VCC - 2.1 V;
-
-
1.35
-
1.5
-
1.5 mA
supply current other pins at VCC or GND;
IO = 0 A; VCC = 4.5 V to 5.5 V
CI
input
VI = VCC or GND
-
3
10
-
10
-
10
pF
capacitance
10. Dynamic characteristics
Table 7. Dynamic characteristics
Voltages are referenced to GND (ground = 0 V); for test circuit, see Fig. 9.
Symbol Parameter Conditions
25 °C
-40 °C to
+85 °C
-40 °C to
+125 °C
Unit
Min Typ [1] Max
Min
Max
Min
Max
74AHC74
tpd
propagation nCP to nQ, nQ; see Fig. 7
delay
[2]
VCC = 3.0 V to 3.6 V; CL = 15 pF
VCC = 3.0 V to 3.6 V; CL = 50 pF
VCC = 4.5 V to 5.5 V; CL = 15 pF
VCC = 4.5 V to 5.5 V; CL = 50 pF
nSD, nRD to nQ, nQ; see Fig. 8
VCC = 3.0 V to 3.6 V; CL = 15 pF
VCC = 3.0 V to 3.6 V; CL = 50 pF
VCC = 4.5 V to 5.5 V; CL = 15 pF
VCC = 4.5 V to 5.5 V; CL = 50 pF
-
-
-
-
5.2
7.4
3.7
5.2
11.9
15.4
7.3
1.0
1.0
1.0
1.0
14.0
17.5
8.5
1.0
1.0
1.0
1.0
15.0 ns
19.5 ns
9.5 ns
12.0 ns
9.3
10.5
-
-
-
-
5.4
7.7
3.7
5.3
12.3
15.8
7.7
1.0
1.0
1.0
1.0
14.5
18.0
9.0
1.0
1.0
1.0
1.0
15.5 ns
20.0 ns
10.0 ns
12.5 ns
9.7
11.0
fmax
maximum see Fig. 7
frequency
VCC = 3.0 V to 3.6 V; CL = 15 pF
80
50
125
75
-
-
-
-
70
45
-
-
-
-
70
45
-
-
-
-
MHz
VCC = 3.0 V to 3.6 V; CL = 50 pF
VCC = 4.5 V to 5.5 V; CL = 15 pF
VCC = 4.5 V to 5.5 V; CL = 50 pF
MHz
MHz
MHz
130
90
170
115
110
75
110
75
tW
pulse width CP HIGH or LOW; nSD, nRD LOW;
see Fig. 7 and Fig. 8
VCC = 3.0 V to 3.6 V
VCC = 4.5 V to 5.5 V
6.0
5.0
-
-
-
-
7.0
5.0
-
-
7.0
5.0
-
-
ns
ns
tsu
set-up time nD to nCP; see Fig. 7
VCC = 3.0 V to 3.6 V
6.0
5.0
-
-
-
-
7.0
5.0
-
-
7.0
5.0
-
-
ns
ns
VCC = 4.5 V to 5.5 V
th
hold time
nD to nCP; see Fig. 7
VCC = 3.0 V to 3.6 V
VCC = 4.5 V to 5.5 V
0.5
0.5
-
-
-
-
0.5
0.5
-
-
0.5
0.5
-
-
ns
ns
©
74AHC_AHCT74
All information provided in this document is subject to legal disclaimers.
Nexperia B.V. 2020. All rights reserved
Product data sheet
Rev. 8 — 22 April 2020
6 / 15
Nexperia
74AHC74; 74AHCT74
Dual D-type flip-flop with set and reset; positive-edge trigger
Symbol Parameter Conditions
25 °C
-40 °C to
+85 °C
-40 °C to
+125 °C
Unit
Min Typ [1] Max
Min
Max
Min
Max
trec
recovery
time
nRD to nCP; see Fig. 8
VCC = 3.0 V to 3.6 V
5.0
3.0
-
-
-
-
-
-
5.0
-
5.0
-
ns
ns
pF
VCC = 4.5 V to 5.5 V
3.0
-
-
-
3.0
-
-
-
CPD
power
dissipation
capacitance
fi = 1 MHz; VI = GND to VCC
[3]
[2]
12
74AHCT74
tpd
propagation nCP to nQ, nQ; see Fig. 7
delay
VCC = 4.5 V to 5.5 V; CL = 15 pF
-
-
3.3
4.8
7.8
8.8
1.0
1.0
9.0
1.0
1.0
10.0 ns
11.0 ns
VCC = 4.5 V to 5.5 V; CL = 50 pF
nSD, nRD to nQ, nQ; see Fig. 8
VCC = 4.5 V to 5.5 V; CL = 15 pF
VCC = 4.5 V to 5.5 V; CL = 50 pF
10.0
-
-
3.7
5.3
10.4
11.4
1.0
1.0
12.0
13.0
1.0
1.0
13.0 ns
14.5 ns
fmax
maximum see Fig. 7
frequency
VCC = 4.5 V to 5.5 V; CL = 15 pF
VCC = 4.5 V to 5.5 V; CL = 50 pF
100
80
160
140
-
-
-
-
80
65
-
-
-
80
65
-
-
-
MHz
MHz
ns
tW
pulse width CP HIGH or LOW; nSD, nRD LOW;
VCC = 4.5 V to 5.5 V;
5.0
5.0
5.0
see Fig. 7 and Fig. 8
tsu
set-up time nD to nCP; VCC = 4.5 V to 5.5 V;
see Fig. 7
5.0
0
-
-
-
-
-
-
5.0
0
-
-
-
-
5.0
0
-
-
-
-
ns
ns
ns
pF
th
hold time
nD to nCP; VCC = 4.5 V to 5.5 V;
see Fig. 7
trec
CPD
recovery
time
nRD to nCP; VCC = 4.5 V to 5.5 V;
see Fig. 8
3.5
-
-
3.5
-
3.5
-
power
fi = 1 MHz; VI = GND to VCC
[3]
16
dissipation
capacitance
[1] Typical values are measured at nominal supply voltage (VCC = 3.3 V and VCC = 5.0 V).
[2] tpd is the same as tPLH and tPHL
.
[3] CPD is used to determine the dynamic power dissipation (PD in μW).
PD = CPD × VCC2 × fi × N + Σ(CL × VCC2 × fo) where:
fi = input frequency in MHz;
fo = output frequency in MHz;
CL = output load capacitance in pF;
VCC = supply voltage in V;
N = number of inputs switching;
Σ(CL × VCC2 × fo) = sum of the outputs.
©
74AHC_AHCT74
All information provided in this document is subject to legal disclaimers.
Nexperia B.V. 2020. All rights reserved
Product data sheet
Rev. 8 — 22 April 2020
7 / 15
Nexperia
74AHC74; 74AHCT74
Dual D-type flip-flop with set and reset; positive-edge trigger
10.1. Waveforms
V
I
V
nD input
M
GND
t
t
h
h
t
t
su
su
1/f
max
V
I
V
nCP input
M
GND
t
W
t
t
PLH
PHL
V
OH
V
nQ output
nQ output
M
V
OL
V
OH
V
M
V
OL
mna422
t
t
PHL
PLH
Measurement points are given in Table 8.
The shaded areas indicate when the input is permitted to change for predictable output performance.
VOL and VOH are typical voltage output levels that occur with the output load.
Fig. 7. Clock pulse width, maximum frequency, set-up times, hold times and input to output propagation delays
V
I
V
nCP input
M
GND
t
rec
V
I
V
M
nSD input
nRD input
GND
t
t
W
W
V
I
V
M
GND
t
t
PHL
PLH
V
OH
nQ output
nQ output
V
V
M
V
OL
V
OH
M
V
OL
t
t
PLH
mna423
PHL
Measurement points are given in Table 8.
VOL and VOH are typical voltage output levels that occur with the output load.
Fig. 8. Set and reset pulse widths, recovery time and input to output propagation delays
©
74AHC_AHCT74
All information provided in this document is subject to legal disclaimers.
Nexperia B.V. 2020. All rights reserved
Product data sheet
Rev. 8 — 22 April 2020
8 / 15
Nexperia
74AHC74; 74AHCT74
Dual D-type flip-flop with set and reset; positive-edge trigger
Table 8. Measurement points
Type
Input
VM
Output
VM
74AHC74
0.5 × VCC
1.5 V
0.5 × VCC
0.5 × VCC
74AHCT74
t
W
V
I
90 %
negative
pulse
V
V
V
V
M
M
10 %
GND
t
t
r
f
t
t
f
r
V
I
90 %
positive
pulse
M
M
10 %
GND
t
W
V
CC
V
I
V
O
G
DUT
R
T
C
L
001aah768
For test data, see Table 9.
Definitions for test circuit:
CL = Load capacitance including jig and probe capacitance.
RT = Termination resistance should be equal to output impedance Zo of the pulse generator.
Fig. 9. Test circuit for measuring switching times
Table 9. Test data
Type
Input
VI
Load
Test
tr, tf
CL
74AHC74
VCC
3.0 V
≤ 3.0 ns
≤ 3.0 ns
50 pF, 15 pF
50 pF, 15 pF
tPLH, tPHL
tPLH, tPHL
74AHCT74
©
74AHC_AHCT74
All information provided in this document is subject to legal disclaimers.
Nexperia B.V. 2020. All rights reserved
Product data sheet
Rev. 8 — 22 April 2020
9 / 15
Nexperia
74AHC74; 74AHCT74
Dual D-type flip-flop with set and reset; positive-edge trigger
11. Package outline
SO14: plastic small outline package; 14 leads; body width 3.9 mm
SOT108-1
D
E
A
X
v
c
y
H
M
A
E
Z
8
14
Q
A
2
A
(A )
3
A
1
pin 1 index
θ
L
p
L
1
7
e
detail X
w
M
b
p
0
2.5
scale
5 mm
DIMENSIONS (inch dimensions are derived from the original mm dimensions)
A
(1)
(1)
(1)
UNIT
A
A
A
b
c
D
E
e
H
L
L
p
Q
v
w
y
Z
θ
1
2
3
p
E
max.
0.25
0.10
1.45
1.25
0.49
0.36
0.25
0.19
8.75
8.55
4.0
3.8
6.2
5.8
1.0
0.4
0.7
0.6
0.7
0.3
mm
1.75
1.27
0.05
1.05
0.25
0.25
0.1
0.25
0.01
8o
0o
0.010 0.057
0.004 0.049
0.019 0.0100 0.35
0.014 0.0075 0.34
0.16
0.15
0.244
0.228
0.039 0.028
0.016 0.024
0.028
0.012
inches
0.041
0.01 0.01 0.004
0.069
Note
1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.
REFERENCES
OUTLINE
EUROPEAN
PROJECTION
ISSUE DATE
VERSION
IEC
JEDEC
JEITA
99-12-27
03-02-19
SOT108-1
076E06
MS-012
Fig. 10. Package outline SOT108-1 (SO14)
©
74AHC_AHCT74
All information provided in this document is subject to legal disclaimers.
Nexperia B.V. 2020. All rights reserved
Product data sheet
Rev. 8 — 22 April 2020
10 / 15
Nexperia
74AHC74; 74AHCT74
Dual D-type flip-flop with set and reset; positive-edge trigger
TSSOP14: plastic thin shrink small outline package; 14 leads; body width 4.4 mm
SOT402-1
D
E
A
X
c
y
H
v
M
A
E
Z
8
14
Q
(A )
3
A
2
A
A
1
pin 1 index
θ
L
p
L
1
7
detail X
w
M
b
p
e
0
2.5
5 mm
scale
DIMENSIONS (mm are the original dimensions)
A
(1)
(2)
(1)
UNIT
A
A
A
b
c
D
E
e
H
L
L
Q
v
w
y
Z
θ
1
2
3
p
E
p
max.
8o
0o
0.15
0.05
0.95
0.80
0.30
0.19
0.2
0.1
5.1
4.9
4.5
4.3
6.6
6.2
0.75
0.50
0.4
0.3
0.72
0.38
mm
1.1
0.65
1
0.2
0.13
0.1
0.25
Notes
1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.
REFERENCES
OUTLINE
EUROPEAN
PROJECTION
ISSUE DATE
VERSION
IEC
JEDEC
JEITA
99-12-27
03-02-18
SOT402-1
MO-153
Fig. 11. Package outline SOT402-1 (TSSOP14)
©
74AHC_AHCT74
All information provided in this document is subject to legal disclaimers.
Nexperia B.V. 2020. All rights reserved
Product data sheet
Rev. 8 — 22 April 2020
11 / 15
Nexperia
74AHC74; 74AHCT74
Dual D-type flip-flop with set and reset; positive-edge trigger
DHVQFN14: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads;
14 terminals; body 2.5 x 3 x 0.85 mm
SOT762-1
B
A
E
D
A
A
1
c
detail X
terminal 1
index area
C
terminal 1
index area
e
1
v
w
C A
C
B
y
y
C
1
e
b
2
6
L
1
7
8
E
h
e
14
k
13
9
D
h
X
k
0
2
4 mm
w
scale
Dimensions (mm are the original dimensions)
(1) (1)
(1)
Unit
A
A
b
c
D
D
h
E
E
e
e
k
L
v
y
y
1
1
h
1
max
nom
min
1
0.05 0.30
0.02 0.25 0.2 3.0 1.50 2.5 1.00 0.5
0.00 0.18 2.9 1.35 2.4 0.85
3.1 1.65 2.6 1.15
0.5
0.4 0.1 0.05 0.05 0.1
0.2 0.3
mm
2
Note
sot762-1_po
1. Plastic or metal protrusions of 0.075 mm maximum per side are not included.
References
Outline
version
European
projection
Issue date
IEC
JEDEC
JEITA
15-04-10
15-05-05
SOT762-1
MO-241
Fig. 12. Package outline SOT762-1 (DHVQFN14)
©
74AHC_AHCT74
All information provided in this document is subject to legal disclaimers.
Nexperia B.V. 2020. All rights reserved
Product data sheet
Rev. 8 — 22 April 2020
12 / 15
Nexperia
74AHC74; 74AHCT74
Dual D-type flip-flop with set and reset; positive-edge trigger
12. Abbreviations
Table 10. Abbreviations
Acronym
Description
CDM
CMOS
ESD
Charged Device Model
Complementary Metal-Oxide Semiconductor
ElectroStatic Discharge
HBM
LSTTL
MM
Human Body Model
Low-power Schottky Transistor-Transistor Logic
Machine Model
13. Revision history
Table 11. Revision history
Document ID
Release date Data sheet status
20200422 Product data sheet
Change notice Supersedes
- 74AHC_AHCT74 v.7
74AHC_AHCT74 v.8
Modifications:
•
The format of this data sheet has been redesigned to comply with the identity
guidelines of Nexperia.
•
•
•
•
Legal texts have been adapted to the new company name where appropriate.
Section 5.1: Corrected pin configuration drawings (errata).
Table 4: Derating values for Ptot total power dissipation updated.
Fig. 12: Package outline drawing SOT762-1 (DHVQFN14) updated.
74AHC_AHCT74 v.7
Modifications:
20150421
Product data sheet
-
74AHC_AHCT74 v.6
•
Table 7: minimum fmax values at 3.0 V to 3.6 V for 74AHC74 corrected (errata).
74AHC_AHCT74 v.6
Modifications:
20141020
Product data sheet
-
74AHC_AHCT74 v.5
•
Table 3 corrected (errata).
74AHC_AHCT74 v.5
Modifications:
20080609
Product data sheet
-
74AHC_AHCT74 v.4
•
The format of this data sheet has been redesigned to comply with the new identity
guidelines of NXP Semiconductors.
•
•
Legal texts have been adapted to the new company name where appropriate.
Table 6: the conditions for input leakage current have been changed.
74AHC_AHCT74 v.4
74AHC_AHCT74 v.3
74AHC_AHCT74 v.2
74AHC_AHCT74 v.1
20050207
20040429
19990923
19990805
Product data sheet
Product specification
Product specification
Product specification
-
-
-
-
74AHC_AHCT74 v.3
74AHC_AHCT74 v.2
74AHC_AHCT74 v.1
-
©
74AHC_AHCT74
All information provided in this document is subject to legal disclaimers.
Nexperia B.V. 2020. All rights reserved
Product data sheet
Rev. 8 — 22 April 2020
13 / 15
Nexperia
74AHC74; 74AHCT74
Dual D-type flip-flop with set and reset; positive-edge trigger
injury, death or severe property or environmental damage. Nexperia and its
suppliers accept no liability for inclusion and/or use of Nexperia products in
such equipment or applications and therefore such inclusion and/or use is at
the customer’s own risk.
14. Legal information
Quick reference data — The Quick reference data is an extract of the
product data given in the Limiting values and Characteristics sections of this
document, and as such is not complete, exhaustive or legally binding.
Data sheet status
Document status Product
Definition
Applications — Applications that are described herein for any of these
products are for illustrative purposes only. Nexperia makes no representation
or warranty that such applications will be suitable for the specified use
[1][2]
status [3]
Objective [short]
data sheet
Development
This document contains data from
the objective specification for
product development.
without further testing or modification.
Customers are responsible for the design and operation of their applications
and products using Nexperia products, and Nexperia accepts no liability for
any assistance with applications or customer product design. It is customer’s
sole responsibility to determine whether the Nexperia product is suitable
and fit for the customer’s applications and products planned, as well as
for the planned application and use of customer’s third party customer(s).
Customers should provide appropriate design and operating safeguards to
minimize the risks associated with their applications and products.
Preliminary [short]
data sheet
Qualification
Production
This document contains data from
the preliminary specification.
Product [short]
data sheet
This document contains the product
specification.
[1] Please consult the most recently issued document before initiating or
completing a design.
Nexperia does not accept any liability related to any default, damage, costs
or problem which is based on any weakness or default in the customer’s
applications or products, or the application or use by customer’s third party
customer(s). Customer is responsible for doing all necessary testing for the
customer’s applications and products using Nexperia products in order to
avoid a default of the applications and the products or of the application or
use by customer’s third party customer(s). Nexperia does not accept any
liability in this respect.
[2] The term 'short data sheet' is explained in section "Definitions".
[3] The product status of device(s) described in this document may have
changed since this document was published and may differ in case of
multiple devices. The latest product status information is available on
the internet at https://www.nexperia.com.
Definitions
Limiting values — Stress above one or more limiting values (as defined in
the Absolute Maximum Ratings System of IEC 60134) will cause permanent
damage to the device. Limiting values are stress ratings only and (proper)
operation of the device at these or any other conditions above those
given in the Recommended operating conditions section (if present) or the
Characteristics sections of this document is not warranted. Constant or
repeated exposure to limiting values will permanently and irreversibly affect
the quality and reliability of the device.
Draft — The document is a draft version only. The content is still under
internal review and subject to formal approval, which may result in
modifications or additions. Nexperia does not give any representations or
warranties as to the accuracy or completeness of information included herein
and shall have no liability for the consequences of use of such information.
Short data sheet — A short data sheet is an extract from a full data sheet
with the same product type number(s) and title. A short data sheet is
intended for quick reference only and should not be relied upon to contain
detailed and full information. For detailed and full information see the relevant
full data sheet, which is available on request via the local Nexperia sales
office. In case of any inconsistency or conflict with the short data sheet, the
full data sheet shall prevail.
Terms and conditions of commercial sale — Nexperia products are
sold subject to the general terms and conditions of commercial sale, as
published at http://www.nexperia.com/profile/terms, unless otherwise agreed
in a valid written individual agreement. In case an individual agreement is
concluded only the terms and conditions of the respective agreement shall
apply. Nexperia hereby expressly objects to applying the customer’s general
terms and conditions with regard to the purchase of Nexperia products by
customer.
Product specification — The information and data provided in a Product
data sheet shall define the specification of the product as agreed between
Nexperia and its customer, unless Nexperia and customer have explicitly
agreed otherwise in writing. In no event however, shall an agreement be
valid in which the Nexperia product is deemed to offer functions and qualities
beyond those described in the Product data sheet.
No offer to sell or license — Nothing in this document may be interpreted
or construed as an offer to sell products that is open for acceptance or the
grant, conveyance or implication of any license under any copyrights, patents
or other industrial or intellectual property rights.
Export control — This document as well as the item(s) described herein
may be subject to export control regulations. Export might require a prior
authorization from competent authorities.
Disclaimers
Limited warranty and liability — Information in this document is believed
to be accurate and reliable. However, Nexperia does not give any
representations or warranties, expressed or implied, as to the accuracy
or completeness of such information and shall have no liability for the
consequences of use of such information. Nexperia takes no responsibility
for the content in this document if provided by an information source outside
of Nexperia.
Non-automotive qualified products — Unless this data sheet expressly
states that this specific Nexperia product is automotive qualified, the
product is not suitable for automotive use. It is neither qualified nor tested in
accordance with automotive testing or application requirements. Nexperia
accepts no liability for inclusion and/or use of non-automotive qualified
products in automotive equipment or applications.
In no event shall Nexperia be liable for any indirect, incidental, punitive,
special or consequential damages (including - without limitation - lost
profits, lost savings, business interruption, costs related to the removal
or replacement of any products or rework charges) whether or not such
damages are based on tort (including negligence), warranty, breach of
contract or any other legal theory.
In the event that customer uses the product for design-in and use in
automotive applications to automotive specifications and standards,
customer (a) shall use the product without Nexperia’s warranty of the
product for such automotive applications, use and specifications, and (b)
whenever customer uses the product for automotive applications beyond
Nexperia’s specifications such use shall be solely at customer’s own risk,
and (c) customer fully indemnifies Nexperia for any liability, damages or failed
product claims resulting from customer design and use of the product for
automotive applications beyond Nexperia’s standard warranty and Nexperia’s
product specifications.
Notwithstanding any damages that customer might incur for any reason
whatsoever, Nexperia’s aggregate and cumulative liability towards customer
for the products described herein shall be limited in accordance with the
Terms and conditions of commercial sale of Nexperia.
Translations — A non-English (translated) version of a document is for
reference only. The English version shall prevail in case of any discrepancy
between the translated and English versions.
Right to make changes — Nexperia reserves the right to make changes
to information published in this document, including without limitation
specifications and product descriptions, at any time and without notice. This
document supersedes and replaces all information supplied prior to the
publication hereof.
Trademarks
Suitability for use — Nexperia products are not designed, authorized or
warranted to be suitable for use in life support, life-critical or safety-critical
systems or equipment, nor in applications where failure or malfunction
of an Nexperia product can reasonably be expected to result in personal
Notice: All referenced brands, product names, service names and
trademarks are the property of their respective owners.
©
74AHC_AHCT74
All information provided in this document is subject to legal disclaimers.
Nexperia B.V. 2020. All rights reserved
Product data sheet
Rev. 8 — 22 April 2020
14 / 15
Nexperia
74AHC74; 74AHCT74
Dual D-type flip-flop with set and reset; positive-edge trigger
Contents
1. General description......................................................1
2. Features and benefits.................................................. 1
3. Ordering information....................................................1
4. Functional diagram.......................................................2
5. Pinning information......................................................3
5.1. Pinning.........................................................................3
5.2. Pin description.............................................................3
6. Functional description................................................. 4
7. Limiting values............................................................. 4
8. Recommended operating conditions..........................4
9. Static characteristics....................................................5
10. Dynamic characteristics............................................ 6
10.1. Waveforms.................................................................8
11. Package outline........................................................ 10
12. Abbreviations............................................................13
13. Revision history........................................................13
14. Legal information......................................................14
© Nexperia B.V. 2020. All rights reserved
For more information, please visit: http://www.nexperia.com
For sales office addresses, please send an email to: salesaddresses@nexperia.com
Date of release: 22 April 2020
©
74AHC_AHCT74
All information provided in this document is subject to legal disclaimers.
Nexperia B.V. 2020. All rights reserved
Product data sheet
Rev. 8 — 22 April 2020
15 / 15
74AHCT74D 相关器件
型号 | 制造商 | 描述 | 价格 | 文档 |
74AHCT74D-Q100 | NEXPERIA | Dual D-type flip-flop with set and reset positive-edge trigger | 获取价格 | |
74AHCT74PW | NXP | Dual D-type flip-flop with set and reset; positive-edge trigger | 获取价格 | |
74AHCT74PW | NEXPERIA | Dual D-type flip-flop with set and reset; positive-edge triggerProduction | 获取价格 | |
74AHCT74PW,118 | NXP | 74AHC(T)74 - Dual D-type flip-flop with set and reset; positive-edge trigger TSSOP 14-Pin | 获取价格 | |
74AHCT74PW-Q100 | NXP | AHCT/VHCT/VT SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO14, 4.40 MM, PLASTIC, MO-153, SOT402-1, TSSOP-14 | 获取价格 | |
74AHCT74PW-Q100 | NEXPERIA | Dual D-type flip-flop with set and reset positive-edge trigger | 获取价格 | |
74AHCT74PW-Q100J | NXP | 74AHC(T)74-Q100 - Dual D-type flip-flop with set and reset; positive-edge trigger TSSOP 14-Pin | 获取价格 | |
74AHCT74PW-T | NXP | 暂无描述 | 获取价格 | |
74AHCT74PW/T3 | NXP | IC AHCT/VHCT/VT SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO14, 4.40 MM, PLASTIC, MO-153, SOT-402-1, TSSOP-14, FF/Latch | 获取价格 | |
74AHCT74PWDH | NXP | Dual D-type flip-flop with set and reset; positive-edge trigger | 获取价格 |
74AHCT74D 相关文章
- 2024-09-20
- 5
- 2024-09-20
- 8
- 2024-09-20
- 8
- 2024-09-20
- 6