首页 |元器件品牌

74HC08BQ-Q100 [NEXPERIA]

Quad 2-input AND gate;
74HC08BQ-Q100
型号： 74HC08BQ-Q100
厂家： Nexperia    Nexperia
描述：

Quad 2-input AND gate

逻辑集成电路
文件： 总15页 (文件大小：207K)
中文：  中文翻译
下载：  下载PDF数据表文档文件
 查看货源
74HC08-Q100; 74HCT08-Q100  
Quad 2-input AND gate  
Rev. 2 — 13 June 2017  
Product data sheet  
1 General description  
The 74HC08-Q100; 74HCT08-Q100 is a quad 2-input AND gate. Inputs include clamp  
diodes. This enables the use of current limiting resistors to interface inputs to voltages in  
excess of VCC  
.
This product has been qualified to the Automotive Electronics Council (AEC) standard  
Q100 (Grade 1) and is suitable for use in automotive applications.  
2 Features and benefits  
• Automotive product qualification in accordance with AEC-Q100 (Grade 1)  
– Specified from -40 °C to +85 °C and from -40 °C to +125 °C  
• Complies with JEDEC standard JESD7A  
• Input levels:  
– For 74HC08-Q100: CMOS level  
– For 74HCT08-Q100: TTL level  
• ESD protection:  
– MIL-STD-883, method 3015 exceeds 2000 V  
– HBM JESD22-A114F exceeds 2000 V  
– MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0 Ω)  
• Multiple package options  
3 Ordering information  
Table 1. Ordering information  
Type number  
Package  
Temperature  
range  
Name  
Description  
Version  
74HC08D-Q100  
-40 °C to +125 °C SO14  
plastic small outline package; 14 leads;  
body width 3.9 mm  
SOT108-1  
74HCT08D-Q100  
74HC08PW-Q100  
74HCT08PW-Q100  
74HC08BQ-Q100  
74HCT08BQ-Q100  
-40 °C to +125 °C TSSOP14  
-40 °C to +125 °C DHVQFN14  
plastic thin shrink small outline package;  
14 leads; body width 4.4 mm  
SOT402-1  
SOT762-1  
plastic dual in-line compatible thermal  
enhanced very thin quad flat package; no leads;  
14 terminals; body 2.5 × 3 × 0.85 mm  
 
 
 
Nexperia  
74HC08-Q100; 74HCT08-Q100  
Quad 2-input AND gate  
4 Functional diagram  
1
2
&
&
&
&
3
6
4
5
1
2
1A  
1B  
3
6
1Y  
2Y  
4
5
2A  
2B  
9
8
10  
9
3A  
3B  
3Y  
8
10  
A
12  
13  
12  
13  
4A  
4B  
11  
4Y  
11  
Y
B
mna222  
mna223  
mna221  
Figure 1. Logic symbol  
Figure 2. IEC logic symbol  
Figure 3. IEC logic symbol  
5 Pinning information  
5.1 Pinning  
74HC08-Q100  
74HCT08-Q100  
terminal 1  
index area  
1B  
2
3
4
5
6
13 4B  
12 4A  
74HC08-Q100  
74HCT08-Q100  
1Y  
2A  
2B  
2Y  
11  
4Y  
10 3B  
3A  
1
2
3
4
5
6
7
14  
13  
12  
11  
10  
9
1A  
1B  
V
CC  
(1)  
GND  
4B  
4A  
4Y  
3B  
3A  
3Y  
9
1Y  
aaa-004039  
Transparent top view  
2A  
2B  
(1) This is not a supply pin. The substrate is attached to  
this pad using conductive die attach material. There is no  
electrical or mechanical requirement to solder this pad.  
However, if it is soldered, the solder land should remain  
floating or be connected to GND.  
2Y  
8
GND  
aaa-004038  
Figure 4. Pin configuration SO14 and TSSOP14  
Figure 5. Pin configuration DHVQFN14  
74HC_HCT08_Q100  
All information provided in this document is subject to legal disclaimers.  
© Nexperia B.V. 2017. All rights reserved.  
Product data sheet  
Rev. 2 — 13 June 2017  
2 / 15  
 
 
 
Nexperia  
74HC08-Q100; 74HCT08-Q100  
Quad 2-input AND gate  
5.2 Pin description  
Table 2. Pin description  
Symbol  
Pin  
Description  
data input  
1A to 4A  
1B to 4B  
1Y to 4Y  
GND  
1, 4, 9, 12  
2, 5, 10,13  
3, 6, 8, 11  
7
data input  
data output  
ground (0 V)  
supply voltage  
VCC  
14  
6 Functional description  
Table 3. Function table [1]  
Input  
Output  
nA  
L
nB  
nY  
L
L
L
H
L
L
H
L
H
H
H
[1] H = HIGH voltage level;  
L = LOW voltage level;  
X = don’t care.  
7 Limiting values  
Table 4. Limiting values  
In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).  
Symbol Parameter  
Conditions  
Min  
Max  
+7  
Unit  
V
VCC  
IIK  
supply voltage  
-0.5  
[1]  
[1]  
input clamping current  
output clamping current  
output current  
VI < -0.5 V or VI > VCC + 0.5 V  
VO < -0.5 V or VO > VCC + 0.5 V  
-0.5 V < VO < VCC + 0.5 V  
-
±20  
±20  
±25  
50  
mA  
mA  
mA  
mA  
mA  
°C  
IOK  
IO  
-
-
ICC  
IGND  
Tstg  
Ptot  
supply current  
-
ground current  
-50  
-65  
-
-
storage temperature  
total power dissipation  
+150  
500  
[2]  
mW  
[1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.  
[2] For SO14 package: Ptot derates linearly with 8 mW/K above 70 °C.  
For TSSOP14 packages: Ptot derates linearly with 5.5 mW/K above 60 °C.  
For DHVQFN14 packages: Ptot derates linearly with 4.5 mW/K above 60 °C.  
74HC_HCT08_Q100  
All information provided in this document is subject to legal disclaimers.  
© Nexperia B.V. 2017. All rights reserved.  
Product data sheet  
Rev. 2 — 13 June 2017  
3 / 15  
 
 
 
 
 
Nexperia  
74HC08-Q100; 74HCT08-Q100  
Quad 2-input AND gate  
8 Recommended operating conditions  
Table 5. Recommended operating conditions  
Voltages are referenced to GND (ground = 0 V)  
Symbol Parameter  
Conditions  
74HC08-Q100  
74HCT08-Q100  
Unit  
Min  
Typ  
Max  
Min  
Typ  
Max  
VCC  
VI  
supply voltage  
input voltage  
2.0  
5.0  
6.0  
VCC  
VCC  
+125  
625  
139  
83  
4.5  
5.0  
5.5  
VCC  
VCC  
V
V
V
0
0
-
0
0
-
VO  
output voltage  
ambient temperature  
-
-
Tamb  
Δt/ΔV  
-40  
-
-
-40  
-
-
+125 °C  
input transition rise and fall rate VCC = 2.0 V  
-
1.67  
-
-
1.67  
-
-
139  
-
ns/V  
VCC = 4.5 V  
VCC = 6.0 V  
-
-
ns/V  
ns/V  
-
-
9 Static characteristics  
Table 6. Static characteristics  
At recommended operating conditions; voltages are referenced to GND (ground = 0 V).  
Symbol Parameter  
Conditions  
25 °C  
-40 °C to  
+85 °C  
-40 °C to  
+125 °C  
Unit  
Min  
Typ Max Min Max Min Max  
74HC08-Q100  
VIH  
HIGH-level  
input voltage  
VCC = 2.0 V  
VCC = 4.5 V  
VCC = 6.0 V  
VCC = 2.0 V  
VCC = 4.5 V  
VCC = 6.0 V  
VI = VIH or VIL  
1.5  
1.2  
2.4  
3.2  
0.8  
2.1  
2.8  
-
-
1.5  
-
-
1.5  
-
-
V
V
V
V
V
V
3.15  
3.15  
3.15  
4.2  
-
4.2  
-
4.2  
-
VIL  
LOW-level  
input voltage  
-
-
-
0.5  
1.35  
1.8  
-
-
-
0.5  
1.35  
1.8  
-
-
-
0.5  
1.35  
1.8  
VOH  
HIGH-level  
output voltage  
IO = -20 μA; VCC = 2.0 V  
1.9  
4.4  
2.0  
4.5  
-
-
-
-
-
1.9  
4.4  
-
-
-
-
-
1.9  
4.4  
5.9  
3.7  
5.2  
-
-
-
-
-
V
V
V
V
V
IO = -20 μA; VCC = 4.5 V  
IO = -20 μA; VCC = 6.0 V  
IO = -4.0 mA; VCC = 4.5 V  
IO = -5.2 mA; VCC = 6.0 V  
5.9  
6.0  
5.9  
3.98  
5.48  
4.32  
5.81  
3.84  
5.34  
VOL  
LOW-level  
VI = VIH or VIL  
output voltage  
IO = 20 μA; VCC = 2.0 V  
IO = 20 μA; VCC = 4.5 V  
IO = 20 μA; VCC = 6.0 V  
IO = 4.0 mA; VCC = 4.5 V  
-
-
-
-
0
0
0.1  
0.1  
-
-
-
-
0.1  
0.1  
-
-
-
-
0.1  
0.1  
0.1  
0.4  
V
V
V
V
0
0.1  
0.1  
0.15  
0.26  
0.33  
74HC_HCT08_Q100  
All information provided in this document is subject to legal disclaimers.  
© Nexperia B.V. 2017. All rights reserved.  
Product data sheet  
Rev. 2 — 13 June 2017  
4 / 15  
 
 
Nexperia  
74HC08-Q100; 74HCT08-Q100  
Quad 2-input AND gate  
Symbol Parameter  
Conditions  
25 °C  
-40 °C to  
+85 °C  
-40 °C to  
+125 °C  
Unit  
Min  
Typ Max Min Max Min Max  
IO = 5.2 mA; VCC = 6.0 V  
-
-
0.16  
-
0.26  
±0.1  
-
-
0.33  
±1  
-
-
0.4  
±1  
V
II  
input leakage VI = VCC or GND; VCC = 6.0 V  
current  
μA  
ICC  
CI  
supply current VI = VCC or GND; IO = 0 A;  
VCC = 6.0 V  
-
-
-
2.0  
-
-
-
20  
-
-
-
40  
-
μA  
pF  
input  
3.5  
capacitance  
74HCT08-Q100  
VIH  
HIGH-level  
input voltage  
VCC = 4.5 V to 5.5 V  
VCC = 4.5 V to 5.5 V  
2.0  
-
1.6  
1.2  
-
2.0  
-
-
2.0  
-
-
V
V
VIL  
LOW-level  
0.8  
0.8  
0.8  
input voltage  
VOH  
HIGH-level  
output voltage  
VI = VIH or VIL; VCC = 4.5 V  
IO = -20 μA  
4.4  
4.5  
-
-
4.4  
-
-
4.4  
3.7  
-
-
V
V
IO = -4.0 mA  
3.98  
4.32  
3.84  
VOL  
LOW-level  
output voltage  
VI = VIH or VIL; VCC = 4.5 V  
IO = 20 μA  
-
-
-
0
0.15  
-
0.1  
-
-
-
0.1  
0.33  
±1  
-
-
-
0.1  
0.4  
±1  
V
IO = 5.2 mA  
0.26  
±0.1  
V
II  
input leakage VI = VCC or GND; VCC = 5.5 V  
current  
μA  
ICC  
ΔICC  
supply current VI = VCC or GND; IO = 0 A;  
VCC = 5.5 V  
-
-
-
2.0  
-
-
20  
-
-
40  
μA  
additional  
per input pin;  
60  
216  
270  
294 μA  
supply current VI = VCC - 2.1 V; IO = 0 A;  
other inputs at VCC or GND;  
VCC = 4.5 V to 5.5 V  
CI  
input  
-
3.5  
-
-
-
-
-
pF  
capacitance  
74HC_HCT08_Q100  
All information provided in this document is subject to legal disclaimers.  
© Nexperia B.V. 2017. All rights reserved.  
Product data sheet  
Rev. 2 — 13 June 2017  
5 / 15  
Nexperia  
74HC08-Q100; 74HCT08-Q100  
Quad 2-input AND gate  
10 Dynamic characteristics  
Table 7. Dynamic characteristics  
GND = 0 V; CL = 50 pF; for test circuit see Figure 7.  
Symbol Parameter  
Conditions  
25 °C  
Typ  
-40 °C to +125 °C Unit  
Max Max  
(85 °C) (125 °C)  
Min  
Max  
74HC08-Q100  
[1]  
tpd  
propagation delay nA, nB to nY; see Figure 6  
VCC = 2.0 V  
-
-
-
-
25  
9
90  
18  
-
115  
23  
-
135  
27  
-
ns  
ns  
ns  
ns  
VCC = 4.5 V  
VCC = 5.0 V; CL = 15 pF  
VCC = 6.0 V  
7
7
15  
20  
23  
[2]  
tt  
transition time  
see Figure 6  
VCC = 2.0 V  
VCC = 4.5 V  
VCC = 6.0 V  
-
-
-
-
19  
7
75  
15  
13  
-
95  
19  
16  
-
110  
22  
19  
-
ns  
ns  
ns  
pF  
6
[3]  
[1]  
CPD  
power dissipation per package; VI = GND to VCC  
capacitance  
10  
74HCT08-Q100  
tpd  
propagation delay nA, nB to nY; see Figure 6  
VCC = 4.5 V  
-
-
-
-
14  
11  
7
24  
-
30  
-
36  
-
ns  
ns  
ns  
pF  
VCC = 5.0 V; CL = 15 pF  
VCC = 4.5 V; see Figure 6  
[2]  
[3]  
tt  
transition time  
15  
-
19  
-
22  
-
CPD  
power dissipation per package;  
capacitance VI = GND to VCC - 1.5 V  
20  
[1] tpd is the same as tPHL and tPLH  
.
[2] tt is the same as tTHL and tTLH  
.
[3] CPD is used to determine the dynamic power dissipation (PD in μW):  
PD = CPD × VCC2 × fi × N + ∑ (CL × VCC2 × fo) where:  
fi = input frequency in MHz;  
fo = output frequency in MHz;  
CL = output load capacitance in pF;  
VCC = supply voltage in V;  
N = number of inputs switching;  
∑ (CL × VCC2 × fo) = sum of outputs.  
74HC_HCT08_Q100  
All information provided in this document is subject to legal disclaimers.  
© Nexperia B.V. 2017. All rights reserved.  
Product data sheet  
Rev. 2 — 13 June 2017  
6 / 15  
 
 
 
 
Nexperia  
74HC08-Q100; 74HCT08-Q100  
Quad 2-input AND gate  
10.1 Waveforms and test circuit  
V
I
nA, nB input  
V
M
GND  
t
t
PLH  
PHL  
V
V
OH  
Y
V
M
nY output  
V
X
V
OL  
t
t
TLH  
THL  
aaa-004037  
Measurement points are given in Table 8.  
VOL and VOH are typical voltage output levels that occur with the output load.  
Figure 6. Input to output propagation delays  
Table 8. Measurement points  
Type  
Input  
Output  
VM  
VM  
VX  
VY  
74HC08-Q100  
74HCT08-Q100  
0.5VCC  
1.3 V  
0.5VCC  
1.3 V  
0.1VCC  
0.1VCC  
0.9VCC  
0.9VCC  
74HC_HCT08_Q100  
All information provided in this document is subject to legal disclaimers.  
© Nexperia B.V. 2017. All rights reserved.  
Product data sheet  
Rev. 2 — 13 June 2017  
7 / 15  
 
 
 
Nexperia  
74HC08-Q100; 74HCT08-Q100  
Quad 2-input AND gate  
t
W
V
I
90 %  
negative  
pulse  
V
V
V
V
M
M
10 %  
GND  
t
t
r
f
t
t
f
r
V
I
90 %  
positive  
pulse  
M
M
10 %  
GND  
t
W
V
CC  
V
I
V
O
G
DUT  
R
T
C
L
001aah768  
Test data is given in Table 9.  
Definitions test circuit:  
RT = termination resistance should be equal to output impedance Zo of the pulse generator.  
CL = load capacitance including jig and probe capacitance.  
Figure 7. Test circuit for measuring switching times  
Table 9. Test data  
Type  
Input  
Load  
Test  
VI  
tr, tf  
CL  
74HC08-Q100  
74HCT08-Q100  
VCC  
3.0 V  
6.0 ns  
6.0 ns  
15 pF, 50 pF  
15 pF, 50 pF  
tPLH, tPHL  
tPLH, tPHL  
74HC_HCT08_Q100  
All information provided in this document is subject to legal disclaimers.  
© Nexperia B.V. 2017. All rights reserved.  
Product data sheet  
Rev. 2 — 13 June 2017  
8 / 15  
 
 
Nexperia  
74HC08-Q100; 74HCT08-Q100  
Quad 2-input AND gate  
11 Package outline  
SO14: plastic small outline package; 14 leads; body width 3.9 mm  
SOT108-1  
D
E
A
X
v
c
y
H
M
A
E
Z
8
14  
Q
A
2
A
(A )  
3
A
1
pin 1 index  
θ
L
p
L
1
7
e
detail X  
w
M
b
p
0
2.5  
scale  
5 mm  
DIMENSIONS (inch dimensions are derived from the original mm dimensions)  
A
(1)  
(1)  
(1)  
UNIT  
A
A
A
b
c
D
E
e
H
L
L
p
Q
v
w
y
Z
θ
1
2
3
p
E
max.  
0.25  
0.10  
1.45  
1.25  
0.49  
0.36  
0.25  
0.19  
8.75  
8.55  
4.0  
3.8  
6.2  
5.8  
1.0  
0.4  
0.7  
0.6  
0.7  
0.3  
mm  
1.75  
1.27  
0.05  
1.05  
0.25  
0.25  
0.1  
0.25  
0.01  
8o  
0o  
0.010 0.057  
0.004 0.049  
0.019 0.0100 0.35  
0.014 0.0075 0.34  
0.16  
0.15  
0.244  
0.228  
0.039 0.028  
0.016 0.024  
0.028  
0.012  
inches  
0.041  
0.01 0.01 0.004  
0.069  
Note  
1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.  
REFERENCES  
OUTLINE  
EUROPEAN  
PROJECTION  
ISSUE DATE  
VERSION  
IEC  
JEDEC  
JEITA  
99-12-27  
03-02-19  
SOT108-1  
076E06  
MS-012  
Figure 8. Package outline SOT108-1 (SO14)  
74HC_HCT08_Q100  
All information provided in this document is subject to legal disclaimers.  
© Nexperia B.V. 2017. All rights reserved.  
Product data sheet  
Rev. 2 — 13 June 2017  
9 / 15  
 
Nexperia  
74HC08-Q100; 74HCT08-Q100  
Quad 2-input AND gate  
TSSOP14: plastic thin shrink small outline package; 14 leads; body width 4.4 mm  
SOT402-1  
D
E
A
X
c
y
H
v
M
A
E
Z
8
14  
Q
(A )  
3
A
2
A
A
1
pin 1 index  
θ
L
p
L
1
7
detail X  
w
M
b
p
e
0
2.5  
5 mm  
scale  
DIMENSIONS (mm are the original dimensions)  
A
(1)  
(2)  
(1)  
UNIT  
A
A
A
b
c
D
E
e
H
L
L
Q
v
w
y
Z
θ
1
2
3
p
E
p
max.  
8o  
0o  
0.15  
0.05  
0.95  
0.80  
0.30  
0.19  
0.2  
0.1  
5.1  
4.9  
4.5  
4.3  
6.6  
6.2  
0.75  
0.50  
0.4  
0.3  
0.72  
0.38  
mm  
1.1  
0.65  
1
0.2  
0.13  
0.1  
0.25  
Notes  
1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.  
2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.  
REFERENCES  
OUTLINE  
EUROPEAN  
PROJECTION  
ISSUE DATE  
VERSION  
IEC  
JEDEC  
JEITA  
99-12-27  
03-02-18  
SOT402-1  
MO-153  
Figure 9. Package outline SOT402-1 (TSSOP14)  
74HC_HCT08_Q100  
All information provided in this document is subject to legal disclaimers.  
© Nexperia B.V. 2017. All rights reserved.  
Product data sheet  
Rev. 2 — 13 June 2017  
10 / 15  
Nexperia  
74HC08-Q100; 74HCT08-Q100  
Quad 2-input AND gate  
DHVQFN14: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads;  
14 terminals; body 2.5 x 3 x 0.85 mm  
SOT762-1  
B
A
E
D
A
A
1
c
detail X  
terminal 1  
index area  
C
terminal 1  
index area  
e
1
v
w
C
C
A B  
y
y
C
1
e
b
2
6
L
1
7
8
E
h
e
14  
k
13  
9
D
h
X
k
0
2
4 mm  
w
scale  
Dimensions (mm are the original dimensions)  
(1) (1)  
(1)  
Unit  
A
A
b
c
D
D
h
E
E
e
e
k
L
v
y
y
1
1
h
1
max  
nom  
min  
1
0.05 0.30  
0.02 0.25 0.2 3.0 1.50 2.5 1.00 0.5  
0.00 0.18 2.9 1.35 2.4 0.85  
3.1 1.65 2.6 1.15  
0.5  
0.4 0.1 0.05 0.05 0.1  
0.2 0.3  
mm  
2
Note  
sot762-1_po  
1. Plastic or metal protrusions of 0.075 mm maximum per side are not included.  
References  
Outline  
version  
European  
projection  
Issue date  
IEC  
JEDEC  
JEITA  
15-04-10  
15-05-05  
SOT762-1  
MO-241  
Figure 10. Package outline SOT762-1 (DHVQFN14)  
74HC_HCT08_Q100  
All information provided in this document is subject to legal disclaimers.  
© Nexperia B.V. 2017. All rights reserved.  
Product data sheet  
Rev. 2 — 13 June 2017  
11 / 15  
Nexperia  
74HC08-Q100; 74HCT08-Q100  
Quad 2-input AND gate  
12 Abbreviations  
Table 10. Abbreviations  
Acronym  
CMOS  
DUT  
Description  
Complementary Metal-Oxide Semiconductor  
Device Under Test  
ESD  
ElectroStatic Discharge  
Human Body Model  
HBM  
MIL  
Military  
MM  
Machine Model  
TTL  
Transistor-Transistor Logic  
13 Revision history  
Table 11. Revision history  
Document ID  
Release date  
Data sheet status  
Change notice Supersedes  
74HC_HCT08_Q100 v.2  
Modifications:  
20170613  
Product data sheet  
-
74HC_HCT08_Q100 v.1  
• The format of this data sheet has been redesigned to comply with the identity guidelines of  
Nexperia.  
• Legal texts have been adapted to the new company name where appropriate.  
74HC_HCT08_Q100 v.1  
20120716  
Product data sheet  
-
-
74HC_HCT08_Q100  
All information provided in this document is subject to legal disclaimers.  
© Nexperia B.V. 2017. All rights reserved.  
Product data sheet  
Rev. 2 — 13 June 2017  
12 / 15  
 
 
Nexperia  
74HC08-Q100; 74HCT08-Q100  
Quad 2-input AND gate  
14 Legal information  
14.1 Data sheet status  
Document status[1][2]  
Product status[3]  
Definition  
Objective [short] data sheet  
Development  
This document contains data from the objective specification for product  
development.  
Preliminary [short] data sheet  
Product [short] data sheet  
Qualification  
Production  
This document contains data from the preliminary specification.  
This document contains the product specification.  
[1] Please consult the most recently issued document before initiating or completing a design.  
[2] The term 'short data sheet' is explained in section "Definitions".  
[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple  
devices. The latest product status information is available on the Internet at URL http://www.nexperia.com.  
or warranty that such applications will be suitable for the specified use  
without further testing or modification. Customers are responsible for the  
14.2 Definitions  
design and operation of their applications and products using Nexperia  
products, and Nexperia accepts no liability for any assistance with  
Draft — The document is a draft version only. The content is still under  
applications or customer product design. It is customer’s sole responsibility  
internal review and subject to formal approval, which may result in  
modifications or additions. Nexperia does not give any representations or  
customer’s applications and products planned, as well as for the planned  
warranties as to the accuracy or completeness of information included herein  
application and use of customer’s third party customer(s). Customers should  
and shall have no liability for the consequences of use of such information.  
provide appropriate design and operating safeguards to minimize the risks  
to determine whether the Nexperia product is suitable and fit for the  
associated with their applications and products. Nexperia does not accept  
Short data sheet — A short data sheet is an extract from a full data sheet  
any liability related to any default, damage, costs or problem which is based  
with the same product type number(s) and title. A short data sheet is  
on any weakness or default in the customer’s applications or products, or  
intended for quick reference only and should not be relied upon to contain  
the application or use by customer’s third party customer(s). Customer is  
detailed and full information. For detailed and full information see the  
responsible for doing all necessary testing for the customer’s applications  
relevant full data sheet, which is available on request via the local Nexperia  
and products using Nexperia products in order to avoid a default of the  
sales office. In case of any inconsistency or conflict with the short data sheet,  
applications and the products or of the application or use by customer’s third  
the full data sheet shall prevail.  
party customer(s). Nexperia does not accept any liability in this respect.  
Product specification — The information and data provided in a Product  
Limiting values — Stress above one or more limiting values (as defined in  
data sheet shall define the specification of the product as agreed between  
the Absolute Maximum Ratings System of IEC 60134) will cause permanent  
Nexperia and its customer, unless Nexperia and customer have explicitly  
damage to the device. Limiting values are stress ratings only and (proper)  
agreed otherwise in writing. In no event however, shall an agreement be  
operation of the device at these or any other conditions above those  
valid in which the Nexperia product is deemed to offer functions and qualities  
beyond those described in the Product data sheet.  
given in the Recommended operating conditions section (if present) or the  
Characteristics sections of this document is not warranted. Constant or  
repeated exposure to limiting values will permanently and irreversibly affect  
the quality and reliability of the device.  
14.3 Disclaimers  
Terms and conditions of commercial sale — Nexperia products are  
sold subject to the general terms and conditions of commercial sale, as  
Limited warranty and liability — Information in this document is believed  
published at http://www.nexperia.com/profile/terms, unless otherwise agreed  
to be accurate and reliable. However, Nexperia does not give any  
in a valid written individual agreement. In case an individual agreement is  
representations or warranties, expressed or implied, as to the accuracy  
concluded only the terms and conditions of the respective agreement shall  
or completeness of such information and shall have no liability for the  
apply. Nexperia hereby expressly objects to applying the customer’s general  
consequences of use of such information. Nexperia takes no responsibility  
terms and conditions with regard to the purchase of Nexperia products by  
for the content in this document if provided by an information source outside  
customer.  
of Nexperia. In no event shall Nexperia be liable for any indirect, incidental,  
punitive, special or consequential damages (including - without limitation -  
lost profits, lost savings, business interruption, costs related to the removal  
No offer to sell or license — Nothing in this document may be interpreted  
or construed as an offer to sell products that is open for acceptance or  
or replacement of any products or rework charges) whether or not such  
the grant, conveyance or implication of any license under any copyrights,  
damages are based on tort (including negligence), warranty, breach of  
patents or other industrial or intellectual property rights.  
contract or any other legal theory. Notwithstanding any damages that  
customer might incur for any reason whatsoever, Nexperia's aggregate and  
Suitability for use in automotive applications — This Nexperia product  
cumulative liability towards customer for the products described herein shall  
has been qualified for use in automotive applications. Unless otherwise  
be limited in accordance with the Terms and conditions of commercial sale of  
agreed in writing, the product is not designed, authorized or warranted to  
Nexperia.  
be suitable for use in life support, life-critical or safety-critical systems or  
equipment, nor in applications where failure or malfunction of an Nexperia  
product can reasonably be expected to result in personal injury, death or  
Right to make changes — Nexperia reserves the right to make changes  
to information published in this document, including without limitation  
severe property or environmental damage. Nexperia and its suppliers accept  
specifications and product descriptions, at any time and without notice. This  
no liability for inclusion and/or use of Nexperia products in such equipment or  
document supersedes and replaces all information supplied prior to the  
applications and therefore such inclusion and/or use is at the customer's own  
publication hereof.  
risk.  
Applications — Applications that are described herein for any of these  
products are for illustrative purposes only. Nexperia makes no representation  
74HC_HCT08_Q100  
All information provided in this document is subject to legal disclaimers.  
© Nexperia B.V. 2017. All rights reserved.  
Product data sheet  
Rev. 2 — 13 June 2017  
13 / 15  
 
Nexperia  
74HC08-Q100; 74HCT08-Q100  
Quad 2-input AND gate  
Export control — This document as well as the item(s) described herein  
may be subject to export control regulations. Export might require a prior  
authorization from competent authorities.  
14.4 Trademarks  
Notice: All referenced brands, product names, service names and  
trademarks are the property of their respective owners.  
Translations — A non-English (translated) version of a document is for  
reference only. The English version shall prevail in case of any discrepancy  
between the translated and English versions.  
74HC_HCT08_Q100  
All information provided in this document is subject to legal disclaimers.  
© Nexperia B.V. 2017. All rights reserved.  
Product data sheet  
Rev. 2 — 13 June 2017  
14 / 15  
Nexperia  
74HC08-Q100; 74HCT08-Q100  
Quad 2-input AND gate  
Contents  
1
General description ............................................ 1  
2
3
4
5
5.1  
5.2  
6
7
8
Features and benefits .........................................1  
Ordering information .......................................... 1  
Functional diagram .............................................2  
Pinning information ............................................ 2  
Pinning ...............................................................2  
Pin description ...................................................3  
Functional description ........................................3  
Limiting values ....................................................3  
Recommended operating conditions ................4  
Static characteristics ..........................................4  
Dynamic characteristics .....................................6  
Waveforms and test circuit ................................7  
Package outline ...................................................9  
Abbreviations .................................................... 12  
Revision history ................................................ 12  
Legal information ..............................................13  
9
10  
10.1  
11  
12  
13  
14  
Please be aware that important notices concerning this document and the product(s)  
described herein, have been included in section 'Legal information'.  
© Nexperia B.V. 2017.  
All rights reserved.  
For more information, please visit: http://www.nexperia.com  
For sales office addresses, please send an email to: salesaddresses@nexperia.com  
Date of release: 13 June 2017  
Document identifier: 74HC_HCT08_Q100  

相关型号：

74HC08D

 Quad 2-input AND gate
NXP

74HC08D

 Quad 2-input AND gateProduction
NEXPERIA

74HC08D,652

 74HC(T)08 - Quad 2-input AND gate SOIC 14-Pin
NXP

74HC08D,653

 74HC(T)08 - Quad 2-input AND gate SOIC 14-Pin
NXP

74HC08D-Q100

 Quad 2-input AND gate
NEXPERIA

74HC08D-T

 Quad 2-input AND Gate
ETC

74HC08DB

 Quad 2-input AND gate
NXP

74HC08DB,112

 74HC(T)08 - Quad 2-input AND gate SSOP1 14-Pin
NXP

74HC08DR2G

 Quad 2−Input AND Gate High−Performance Silicon−Gate CMOS
ONSEMI

74HC08DTR2G

 Quad 2−Input AND Gate High−Performance Silicon−Gate CMOS
ONSEMI

74HC08N

 Quad 2-input AND gate
NXP

74HC08N,652

 74HC08N
NXP
©2020 ICPDF网 联系我们和版权申明