74HC299D [NEXPERIA]

8-bit universal shift register; 3-stateProduction;


型号：	74HC299D
厂家：	Nexperia
描述：	8-bit universal shift register; 3-stateProduction 光电二极管输出元件逻辑集成电路触发器
文件：	总15页 (文件大小：264K)
中文：	中文翻译
下载：	下载PDF数据表文档文件

74HC299

8-bit universal shift register; 3-state

Rev. 6 — 11 May 2021

Product data sheet

1. General description

The 74HC299 is an 8-bit universal shift register with 3-state outputs. It contains eight

edge-triggered D-type flip-flops and the interstage logic necessary to perform synchronous

shift-right, shift-left, parallel load and hold operations. The type of operation is determined by the

mode select inputs S0 and S1. Pins I/O0 to I/O7 are flip-flop 3-state buffer outputs which allow

them to operate as data inputs in parallel load mode. The serial outputs Q0 and Q7 are used for

expansion in serial shifting of longer words. A LOW signal on the asynchronous master reset

input MR overrides the Sn and clock CP inputs and resets the flip-flops. All other state changes

are initiated by the rising edge of the clock pulse. Inputs can change when the clock is either

state, provided that the recommended set-up and hold times are observed. A HIGH signal on

the 3-state output enable inputs OE1 or OE2 disables the 3-state buffers and the I/On outputs

assume a high-impedance OFF-state. In this condition, the shift, hold, load and reset operations

can still occur. The 3-state buffers are also disabled by HIGH signals on both S0 and S1, when

in preparation for a parallel load operation. Inputs include clamp diodes. This enables the use of

current limiting resistors to interface inputs to voltages in excess of V_CC

2. Features and benefits

•

CMOS input levels

•

Multiplexed inputs/outputs provide improved bit density

Four operating modes:

•

Shift left

Shift right

Hold (store)

Load data

•

Operates with output enable or at high-impedance OFF-state

3-state outputs drive bus lines directly

Cascadable for n-bit word lengths

ESD protection:

•

HBM JESD22-A114F exceeds 2000 V

MM JESD22-A115-A exceeds 200 V

•

Specified from -40 °C to +85 °C and from -40 °C to +125 °C

3. Ordering information

Table 1. Ordering information

Type number

Package

Temperature range

-40 °C to +125 °C

Name

Description

Version

74HC299D

SO20

plastic small outline package; 20 leads;

body width 7.5 mm

SOT163-1

Nexperia

74HC299

8-bit universal shift register; 3-state

4. Functional diagram

DSL

DSR

8-BIT SHIFT REGISTER

OE1

INPUT/3-STATE OUTPUT CIRCUITRY

OE2

I/O0 I/O1 I/O2 I/O3 I/O4 I/O5 I/O6 I/O7

13 14 15 16

001aai460

Fig. 1. Functional diagram

SRG8

3EN5

C4/1 /2

1, 4D

3, 4D

I/O0

I/O1

I/O2

I/O3

I/O4

I/O5

I/O6

I/O7

6, 5

DSR

DSL

3, 4D

7, 5

2, 4D

001aai458

001aai459

Fig. 2. Logic symbol

Fig. 3. IEC logic symbol

74HC299

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 6 — 11 May 2021

2 / 15

Nexperia

74HC299

8-bit universal shift register; 3-state

DSR

I/O0

FF0

OE1

I/O1

I/O2

I/O3

I/O4

I/O5

I/O6

I/O7

FF1

OE2

FF2

FF3

FF4

FF5

FF6

DSL

FF7

001aai461

Fig. 4. Logic diagram

74HC299

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 6 — 11 May 2021

3 / 15

Nexperia

74HC299

8-bit universal shift register; 3-state

5. Pinning information

5.1. Pinning

74HC299

OE1

OE2

I/O6

I/O4

I/O2

I/O0

DSL

I/O7

I/O5

I/O3

I/O1

GND

DSR

aaa-030321

Fig. 5. Pin configuration SOT163-1 (SO20)

5.2. Pin description

Table 2. Pin description

Symbol

Description

mode select input

S0, S1

1, 19

2, 3

OE1, OE2

3-state output enable input (active LOW)

I/O0, I/O1, I/O2, I/O3,

I/O4, I/O5, I/O6, I/O7

7, 13, 6, 14,

5, 15, 4, 16

parallel data input or 3-state parallel output (bus driver)

Q0, Q7

8, 17

serial output (standard output)

asynchronous master reset input (active LOW)

ground (0 V)

GND

DSR

serial data shift-right input

clock input (LOW to HIGH, edge-triggered)

serial data shift-left input

DSL

V_CC

positive supply voltage

6. Functional description

Table 3. Function table

H = HIGH voltage level; L = LOW voltage level; ↑ = LOW to HIGH CP transition; X = don’t care.

Input

Response

↑

asynchronous reset; Q0 to Q7 = LOW

parallel load; I/On → Qn

↑

shift right; DSR → Q0, Q0 → Q1, etc.

shift left; DSL → Q7, Q7 → Q6, etc.

hold

↑

74HC299

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 6 — 11 May 2021

4 / 15

Nexperia

74HC299

8-bit universal shift register; 3-state

7. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol

V_CC

I_IK

Parameter

Conditions

Min

Max Unit

supply voltage

-0.5

input clamping current

output clamping current

output current

V_I< -0.5 V or V_I> V_CC+ 0.5 V

V_O< -0.5 V or V_O> V_CC+ 0.5 V

-0.5 V < V_O< V_CC+ 0.5 V

standard outputs

[1]

±20

I_OK

I_O

±25

±35

bus driver outputs

I_CC

supply current

ground current

standard outputs

bus driver outputs

I_GND

standard outputs

-50

-70

-65

bus driver outputs

T_stg

P_tot

storage temperature

total power dissipation

+150 °C

500 mW

T_amb= -40 °C to +125 °C

[2]

[1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

[2] For SOT163-1 (SO20) package: P_totderates linearly with 12.3 mW/K above 109 °C.

8. Recommended operating conditions

Table 5. Recommended operating conditions

Voltages are referenced to GND (ground = 0 V).

Symbol

V_CC

Parameter

Conditions

Min

Typ

Max Unit

supply voltage

2.0

5.0

6.0

V_I

input voltage

V_CC

V_O

output voltage

T_amb

Δt/ΔV

ambient temperature

input transition rise and fall rate

-40

+125 °C

625 ns/V

139 ns/V

V_CC= 2.0 V

V_CC= 4.5 V

V_CC= 6.0 V

1.67

ns/V

74HC299

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 6 — 11 May 2021

5 / 15

Nexperia

74HC299

8-bit universal shift register; 3-state

9. Static characteristics

Table 6. Static characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol Parameter

Conditions

25 °C

-40 °C to

+85 °C

-40 °C to

+125 °C

Unit

Min

1.5

3.15

4.2

Typ Max

Min

1.5

Max

Min

1.5

Max

V_IH

HIGH-level input V_CC= 2.0 V

1.2

2.4

3.2

0.8

2.1

2.8

voltage

V_CC= 4.5 V

3.15

V_CC= 6.0 V

4.2

V_IL

LOW-level input V_CC= 2.0 V

0.5

1.35

1.8

0.5

1.35

1.8

0.5

1.35

1.8

voltage

V_CC= 4.5 V

V_CC= 6.0 V

V_OH

HIGH-level output V_I= V_IHor V_IL

voltage

all outputs

I_O= -20 μA; V_CC= 2.0 V

1.9

4.4

5.9

2.0

4.5

6.0

1.9

4.4

5.9

1.9

4.4

5.9

I_O= -20 μA; V_CC= 4.5 V

I_O= -20 μA; V_CC= 6.0 V

standard outputs

I_O= -4.0 mA; V_CC= 4.5 V

I_O= -5.2 mA; V_CC= 6.0 V

bus driver outputs

3.98 4.32

5.48 5.81

3.84

5.34

3.7

5.2

I_O= -6.0 mA; V_CC= 4.5 V

I_O= -7.8 mA; V_CC= 6.0 V

3.98 4.32

5.48 5.81

3.84

5.34

3.7

5.2

V_OL

LOW-level output V_I= V_IHor V_IL

voltage

all outputs

I_O= 20 μA; V_CC= 2.0 V

0.1

I_O= 20 μA; V_CC= 4.5 V

I_O= 20 μA; V_CC= 6.0 V

standard outputs

I_O= 4.0 mA; V_CC= 4.5 V

I_O= 5.2 mA; V_CC= 6.0 V

bus driver outputs

0.15 0.26

0.16 0.26

0.33

0.4

I_O= 6.0 mA; V_CC= 4.5 V

I_O= 7.8 mA; V_CC= 6.0 V

V_I= V_CCor GND; V_CC= 6.0 V

0.15 0.26

0.16 0.26

0.33

±1.0

0.4

I_I

input leakage

current

±0.1

±0.5

8.0

±1.0 μA

±10.0 μA

160 μA

I_OZ

I_CC

OFF-state output V_I= V_IHor V_IL; V_CC= 6.0 V;

±5.0

current

V_O= V_CCor GND

supply current

V_I= V_CCor GND; I_O= 0 A;

V_CC= 6.0 V

C_I

input capacitance

3.5

C_I/O

input/output

capacitance

74HC299

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 6 — 11 May 2021

6 / 15

Nexperia

74HC299

8-bit universal shift register; 3-state

Symbol Parameter

Conditions

25 °C

-40 °C to

+85 °C

-40 °C to

+125 °C

Unit

Min

Typ Max

Min

Max

Min

Max

C_PD

power dissipation V_I= GND to V_CC

capacitance

[1]

120

[1] C_PDis used to determine the dynamic power dissipation (P_Din μW).

P_D= C_PDx V_CC²x f_i+ ∑(C_Lx V_CC²x f_o) where:

f_i= input frequency in MHz;

f_o= output frequency in MHz;

∑(C_Lx V_CC²x f_o) = sum of outputs.

C_L= output load capacitance in pF;

V_CC= supply voltage in V.

10. Dynamic characteristics

Table 7. Dynamic characteristics

GND (ground = 0 V); for test circuit, see Fig. 10.

Symbol Parameter

Conditions

25 °C

-40 °C to

+85 °C

-40 °C to Unit

+125 °C

Min Typ Max Min Max Min Max

t_pd

propagation delay

CP to Q0, Q7; see Fig. 6

V_CC= 2.0 V

[1]

200

250

300 ns

60 ns

V_CC= 4.5 V

V_CC= 5.0 V; C_L= 15 pF

V_CC= 6.0 V

51 ns

CP to I/On; see Fig. 6

V_CC= 2.0 V

200

250

300 ns

60 ns

V_CC= 4.5 V

V_CC= 5.0 V; C_L= 15 pF

V_CC= 6.0 V

51 ns

MR to Q0, Q7 or I/On;

see Fig. 7

[2]

[3]

V_CC= 2.0 V

V_CC= 4.5 V

200

250

300 ns

60 ns

V_CC= 5.0 V; C_L= 15 pF

V_CC= 6.0 V

51 ns

t_t

transition time

bus driver (I/On); see Fig. 6

V_CC= 2.0 V

90 ns

18 ns

15 ns

V_CC= 4.5 V

V_CC= 6.0 V

standard (Q0, Q7); see Fig. 6

V_CC= 2.0 V

110 ns

22 ns

19 ns

V_CC= 4.5 V

V_CC= 6.0 V

74HC299

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 6 — 11 May 2021

7 / 15

Nexperia

74HC299

8-bit universal shift register; 3-state

Symbol Parameter

Conditions

25 °C

-40 °C to

+85 °C

-40 °C to Unit

+125 °C

Min Typ Max Min Max Min Max

t_W

pulse width

CP HIGH or LOW; see Fig. 6

V_CC= 2.0 V

100

120

V_CC= 4.5 V

V_CC= 6.0 V

MR LOW; see Fig. 7

V_CC= 2.0 V

100

120

V_CC= 4.5 V

V_CC= 6.0 V

t_PZH

t_PZL

t_PHZ

t_PLZ

t_rec

OFF-state to HIGH OEn to I/On; see Fig. 9

[4]

propagation delay

V_CC= 2.0 V

155

195

235 ns

47 ns

40 ns

V_CC= 4.5 V

V_CC= 6.0 V

OFF-state to LOW OEn to I/On; see Fig. 9

propagation delay

V_CC= 2.0 V

130

165

195 ns

39 ns

33 ns

V_CC= 4.5 V

V_CC= 6.0 V

HIGH to OFF-state OEn to I/On; see Fig. 9

[5]

propagation delay

V_CC= 2.0 V

185

230

280 ns

56 ns

48 ns

V_CC= 4.5 V

V_CC= 6.0 V

LOW to OFF-state OEn to I/On; see Fig. 9

propagation delay

V_CC= 2.0 V

155

195

235 ns

47 ns

40 ns

V_CC= 4.5 V

V_CC= 6.0 V

recovery time

set-up time

MR to CP; see Fig. 7

V_CC= 2.0 V

-14

-5

V_CC= 4.5 V

V_CC= 6.0 V

-4

t_su

DSR, DSL to CP; see Fig. 6

V_CC= 2.0 V

100

125

150

V_CC= 4.5 V

V_CC= 6.0 V

S0, S1 to CP; see Fig. 8

V_CC= 2.0 V

100

125

150

V_CC= 4.5 V

V_CC= 6.0 V

I/On to CP; see Fig. 6

V_CC= 2.0 V

125

155

190

V_CC= 4.5 V

V_CC= 6.0 V

74HC299

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 6 — 11 May 2021

8 / 15

Nexperia

74HC299

8-bit universal shift register; 3-state

Symbol Parameter

Conditions

25 °C

-40 °C to

+85 °C

-40 °C to Unit

+125 °C

Min Typ Max Min Max Min Max

t_h

hold time

I/On, DSR, DSL to CP;

see Fig. 6

V_CC= 2.0 V

V_CC= 4.5 V

-14

-5

V_CC= 6.0 V

-4

S0, S1 to CP; see Fig. 8

V_CC= 2.0 V

-28

-10

-8

V_CC= 4.5 V

V_CC= 6.0 V

f_max

maximum frequency CP input; see Fig. 6

V_CC= 2.0 V

5.0

4.0

3.4

MHz

V_CC= 4.5 V

V_CC= 5.0 V; C_L= 15 pF

V_CC= 6.0 V

[1] t_pdis the same as t_PHLand t_PLH

[2] t_pdis the same as t_PHL

[3] t_tis the same as t_THLand t_TLH

[4] t_enis the same as t_PZHand t_PZL

[5] t_disis the same as t_PHZand t_PLZ

10.1. Waveforms and test circuit

I/On, DSR, DSL

inputs

GND

1/f

max

CP input

GND

PLH

PHL

I/On, Q0, Q7

outputs

TLH

THL

001aai462

The shaded areas indicate when the input is permitted to change for predictable output performance.

Measurement points are given in Table 8.

V_OLand V_OHare typical voltage output levels that occur with the output load.

Fig. 6. Clock pulse to outputs I/On, Q0, Q7 propagation delays, the clock pulse width, the I/On, DSR and DSL to

clock pulse set-up and hold times, the output transition times and the maximum clock frequency

74HC299

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 6 — 11 May 2021

9 / 15

Nexperia

74HC299

8-bit universal shift register; 3-state

MR input

GND

rec

CP input

GND

PHL

I/On, Q0, Q7

outputs

001aai463

Measurement points are given in Table 8.

V_OLand V_OHare typical voltage output levels that occur with the output load.

Fig. 7. The master reset pulse width (LOW), the master reset to outputs I/On, Q0, Q7 propagation delays and the

master reset to clock pulse removal time

I/On, DSR, DSL, Sn

inputs

GND

CP input

GND

001aai464

Measurement points are given in Table 8.

Fig. 8. Set-up and hold times from the mode control inputs S0, S1 to the clock pulse

90 %

OEn input

10 %

GND

PZL

PLZ

I/On output

LOW to OFF

OFF to LOW

10 %

PZH

PHZ

90 %

I/On output

HIGH to OFF

OFF to HIGH

outputs

enabled

outputs

disabled

outputs

enabled

001aai465

Measurement points are given in Table 8.

V_OLand V_OHare typical voltage output levels that occur with the output load.

Fig. 9. 3-state enable and disable times for OEn inputs

74HC299

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 6 — 11 May 2021

10 / 15

Nexperia

74HC299

8-bit universal shift register; 3-state

Table 8. Measurement points

Input

Output

V_M

V_I

V_M

V_CC

0.5V_CC

90 %

negative

pulse

10 %

0 V

90 %

positive

pulse

10 %

0 V

open

DUT

001aad983

Test data is given in Table 9.

Definitions test circuit:

R_T= Termination resistance should be equal to output impedance Z_oof the pulse generator.

C_L= Load capacitance including jig and probe capacitance.

R_L= Load resistance.

S1 = Test selection switch.

Fig. 10. Test circuit for measuring switching times

Table 9. Test data

Input

V_I

Load

S1 position

t_PHL, t_PLH

open

t_r, t_f

C_L

R_L

t_PZH, t_PHZ

t_PZL, t_PLZ

V_CC

6 ns

15 pF, 50 pF

1 kΩ

GND

V_CC

74HC299

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 6 — 11 May 2021

11 / 15

Nexperia

74HC299

8-bit universal shift register; 3-state

11. Package outline

SO20: plastic small outline package; 20 leads; body width 7.5 mm

SOT163-1

(A )

pin 1 index

detail X

10 mm

scale

DIMENSIONS (inch dimensions are derived from the original mm dimensions)

max.

(1)

UNIT

0.3

0.1

2.45

2.25

0.49

0.36

0.32

0.23

13.0

12.6

7.6

7.4

10.65

10.00

1.1

0.4

1.1

1.0

0.9

0.4

2.65

0.1

0.25

0.01

1.27

0.05

1.4

0.25 0.25

0.1

8^o

0^o

0.012 0.096

0.004 0.089

0.019 0.013 0.51

0.014 0.009 0.49

0.30

0.29

0.419

0.394

0.043 0.043

0.016 0.039

0.035

0.016

inches

0.055

0.01 0.01 0.004

Note

1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.

REFERENCES

OUTLINE

EUROPEAN

PROJECTION

ISSUE DATE

VERSION

IEC

JEDEC

JEITA

99-12-27

03-02-19

SOT163-1

075E04

MS-013

Fig. 11. Package outline SOT163-1 (SO20)

74HC299

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 6 — 11 May 2021

12 / 15

Nexperia

74HC299

8-bit universal shift register; 3-state

12. Abbreviations

Table 10. Abbreviations

Acronym

Description

CMOS

DUT

ESD

HBM

Complementary Metal Oxide Semiconductor

Device Under Test

ElectroStatic Discharge

Human Body Model

Machine Model

13. Revision history

Table 11. Revision history

Document ID

Release date Data sheet status

Change notice Supersedes

74HC299 v.6

Modifications:

20210511

Product data sheet

74HC299 v.5

•

Type number 74HC299DB (SOT339-1 / SSOP20) removed.

Section 7: Derating values for P_tottotal power dissipation updated.

74HC299 v.5

Modifications:

20190117

Product data sheet

74HC299 v.4

•

The format of this data sheet has been redesigned to comply with the identity

guidelines of Nexperia.

•

Legal texts have been adapted to the new company name where appropriate.

Type number 74HC299PW (SOT360-1) removed.

74HC299 v.4

Modifications:

20160226

Product data sheet

74HC_HCT299 v.3

•

Type numbers 74HC299N and 74HCT299N (SOT146-1) removed.

Type number 74HCT299D (SOT163-1) removed.

Type number 74HCT299DB (SOT339-1) removed.

Type number 74HCT299PW (SOT360-1) removed.

74HC_HCT299 v.3

Modifications:

20080728

Product data sheet

74HC_HCT299_CNV_2

•

The format of this data sheet has been redesigned to comply with the new identity

guidelines of NXP Semiconductors.

•

Legal texts have been adapted to the new company name where appropriate.

Section 3: Ordering information added

Section 12: Package outline drawings added

Section 9 "Static characteristics": Family data added

Section 11 "Waveforms": Test circuit added

74HC_HCT299_CNV v.2

19970828

Product specification

74HC299

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 6 — 11 May 2021

13 / 15

Nexperia

74HC299

8-bit universal shift register; 3-state

injury, death or severe property or environmental damage. Nexperia and its

suppliers accept no liability for inclusion and/or use of Nexperia products in

such equipment or applications and therefore such inclusion and/or use is at

the customer’s own risk.

14. Legal information

Quick reference data — The Quick reference data is an extract of the

product data given in the Limiting values and Characteristics sections of this

document, and as such is not complete, exhaustive or legally binding.

Data sheet status

Document status Product

Definition

Applications — Applications that are described herein for any of these

products are for illustrative purposes only. Nexperia makes no representation

or warranty that such applications will be suitable for the specified use

without further testing or modification.

[1][2]

status [3]

Objective [short]

data sheet

Development

This document contains data from

the objective specification for

product development.

Customers are responsible for the design and operation of their applications

and products using Nexperia products, and Nexperia accepts no liability for

any assistance with applications or customer product design. It is customer’s

sole responsibility to determine whether the Nexperia product is suitable

and fit for the customer’s applications and products planned, as well as

for the planned application and use of customer’s third party customer(s).

Customers should provide appropriate design and operating safeguards to

minimize the risks associated with their applications and products.

Preliminary [short]

data sheet

Qualification

Production

This document contains data from

the preliminary specification.

Product [short]

data sheet

This document contains the product

specification.

[1] Please consult the most recently issued document before initiating or

completing a design.

Nexperia does not accept any liability related to any default, damage, costs

or problem which is based on any weakness or default in the customer’s

applications or products, or the application or use by customer’s third party

customer(s). Customer is responsible for doing all necessary testing for the

customer’s applications and products using Nexperia products in order to

avoid a default of the applications and the products or of the application or

use by customer’s third party customer(s). Nexperia does not accept any

liability in this respect.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have

changed since this document was published and may differ in case of

multiple devices. The latest product status information is available on

the internet at https://www.nexperia.com.

Definitions

Limiting values — Stress above one or more limiting values (as defined in

the Absolute Maximum Ratings System of IEC 60134) will cause permanent

damage to the device. Limiting values are stress ratings only and (proper)

operation of the device at these or any other conditions above those

given in the Recommended operating conditions section (if present) or the

Characteristics sections of this document is not warranted. Constant or

repeated exposure to limiting values will permanently and irreversibly affect

the quality and reliability of the device.

Draft — The document is a draft version only. The content is still under

internal review and subject to formal approval, which may result in

modifications or additions. Nexperia does not give any representations or

warranties as to the accuracy or completeness of information included herein

and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet

with the same product type number(s) and title. A short data sheet is

intended for quick reference only and should not be relied upon to contain

detailed and full information. For detailed and full information see the relevant

full data sheet, which is available on request via the local Nexperia sales

office. In case of any inconsistency or conflict with the short data sheet, the

full data sheet shall prevail.

Terms and conditions of commercial sale — Nexperia products are

sold subject to the general terms and conditions of commercial sale, as

published at http://www.nexperia.com/profile/terms, unless otherwise agreed

in a valid written individual agreement. In case an individual agreement is

concluded only the terms and conditions of the respective agreement shall

apply. Nexperia hereby expressly objects to applying the customer’s general

terms and conditions with regard to the purchase of Nexperia products by

customer.

Product specification — The information and data provided in a Product

data sheet shall define the specification of the product as agreed between

Nexperia and its customer, unless Nexperia and customer have explicitly

agreed otherwise in writing. In no event however, shall an agreement be

valid in which the Nexperia product is deemed to offer functions and qualities

beyond those described in the Product data sheet.

No offer to sell or license — Nothing in this document may be interpreted

or construed as an offer to sell products that is open for acceptance or the

grant, conveyance or implication of any license under any copyrights, patents

or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein

may be subject to export control regulations. Export might require a prior

authorization from competent authorities.

Disclaimers

Limited warranty and liability — Information in this document is believed

to be accurate and reliable. However, Nexperia does not give any

representations or warranties, expressed or implied, as to the accuracy

or completeness of such information and shall have no liability for the

consequences of use of such information. Nexperia takes no responsibility

for the content in this document if provided by an information source outside

of Nexperia.

Non-automotive qualified products — Unless this data sheet expressly

states that this specific Nexperia product is automotive qualified, the

product is not suitable for automotive use. It is neither qualified nor tested in

accordance with automotive testing or application requirements. Nexperia

accepts no liability for inclusion and/or use of non-automotive qualified

products in automotive equipment or applications.

In no event shall Nexperia be liable for any indirect, incidental, punitive,

special or consequential damages (including - without limitation - lost

profits, lost savings, business interruption, costs related to the removal

or replacement of any products or rework charges) whether or not such

damages are based on tort (including negligence), warranty, breach of

contract or any other legal theory.

In the event that customer uses the product for design-in and use in

automotive applications to automotive specifications and standards,

customer (a) shall use the product without Nexperia’s warranty of the

product for such automotive applications, use and specifications, and (b)

whenever customer uses the product for automotive applications beyond

Nexperia’s specifications such use shall be solely at customer’s own risk,

and (c) customer fully indemnifies Nexperia for any liability, damages or failed

product claims resulting from customer design and use of the product for

automotive applications beyond Nexperia’s standard warranty and Nexperia’s

product specifications.

Notwithstanding any damages that customer might incur for any reason

whatsoever, Nexperia’s aggregate and cumulative liability towards customer

for the products described herein shall be limited in accordance with the

Terms and conditions of commercial sale of Nexperia.

Translations — A non-English (translated) version of a document is for

reference only. The English version shall prevail in case of any discrepancy

between the translated and English versions.

Right to make changes — Nexperia reserves the right to make changes

to information published in this document, including without limitation

specifications and product descriptions, at any time and without notice. This

document supersedes and replaces all information supplied prior to the

publication hereof.

Trademarks

Suitability for use — Nexperia products are not designed, authorized or

warranted to be suitable for use in life support, life-critical or safety-critical

systems or equipment, nor in applications where failure or malfunction

of an Nexperia product can reasonably be expected to result in personal

Notice: All referenced brands, product names, service names and

trademarks are the property of their respective owners.

74HC299

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 6 — 11 May 2021

14 / 15

Nexperia

74HC299

8-bit universal shift register; 3-state

Contents

1. General description......................................................1

2. Features and benefits.................................................. 1

3. Ordering information....................................................1

4. Functional diagram.......................................................2

5. Pinning information......................................................4

5.1. Pinning.........................................................................4

5.2. Pin description.............................................................4

6. Functional description................................................. 4

7. Limiting values............................................................. 5

8. Recommended operating conditions..........................5

9. Static characteristics....................................................6

10. Dynamic characteristics............................................ 7

10.1. Waveforms and test circuit........................................ 9

11. Package outline........................................................ 12

12. Abbreviations............................................................13

13. Revision history........................................................13

14. Legal information......................................................14

For more information, please visit: http://www.nexperia.com

For sales office addresses, please send an email to: salesaddresses@nexperia.com

Date of release: 11 May 2021

74HC299

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 6 — 11 May 2021

15 / 15

74HC299D [NEXPERIA]

相关型号：

SI9130DB

SI9135LG-T1

SI9135LG-T1-E3

SI9135_11

SI9136_11

SI9130CG-T1-E3

SI9130LG-T1-E3

SI9130_11

SI9137

SI9137DB