74HCT2G02DC-Q100 [NEXPERIA]

Dual 2-input NOR gateProduction;
74HCT2G02DC-Q100
型号: 74HCT2G02DC-Q100
厂家: Nexperia    Nexperia
描述:

Dual 2-input NOR gateProduction

文件: 总12页 (文件大小:210K)
中文:  中文翻译
下载:  下载PDF数据表文档文件
74HC2G02-Q100;  
74HCT2G02-Q100  
Dual 2-input NOR gate  
Rev. 2 — 26 July 2018  
Product data sheet  
1. General description  
The 74HC2G02-Q100; 74HCT2G02-Q100 is a dual 2-input NOR gate. Inputs include clamp  
diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of  
VCC  
.
This product has been qualified to the Automotive Electronics Council (AEC) standard Q100  
(Grade 1) and is suitable for use in automotive applications.  
2. Features and benefits  
Automotive product qualification in accordance with AEC-Q100 (Grade 1)  
Specified from -40 °C to +85 °C and from -40 °C to +125 °C  
Wide supply voltage range from 2.0 V to 6.0 V  
Input levels:  
For 74HC2G02-Q100: CMOS level  
For 74HCT2G02-Q100: TTL level  
Symmetrical output impedance  
High noise immunity  
Complies with JEDEC standard no. 7A (4.5 V to 5.5 V)  
Low power dissipation  
Balanced propagation delays  
Multiple package options  
ESD protection:  
MIL-STD-883, method 3015 exceeds 2000 V  
HBM JESD22-A114F exceeds 2000 V  
MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0 Ω)  
3. Ordering information  
Table 1. Ordering information  
Type number  
Package  
Temperature range Name  
Description  
Version  
74HC2G02DP-Q100  
74HCT2G02DP-Q100  
74HC2G02DC-Q100  
74HCT2G02DC-Q100  
-40 °C to +125 °C  
TSSOP8  
plastic thin shrink small outline package;  
8 leads; body width 3 mm; lead length 0.5 mm  
SOT505-2  
-40 °C to +125 °C  
VSSOP8  
plastic very thin shrink small outline package;  
8 leads; body width 2.3 mm  
SOT765-1  
 
 
 
Nexperia  
74HC2G02-Q100; 74HCT2G02-Q100  
Dual 2-input NOR gate  
4. Marking  
Table 2. Marking code  
Type number  
Marking code [1]  
74HC2G02DP-Q100  
74HCT2G02DP-Q100  
74HC2G02DC-Q100  
74HCT2G02DC-Q100  
H02  
T02  
H02  
T02  
[1] The pin 1 indicator is located on the lower left corner of the device, below the marking code.  
5. Functional diagram  
1
1A  
1Y  
1B  
B
A
2A  
2B  
1
2Y  
Y
001aah780  
001aah781  
mna105  
Fig. 1. Logic symbol  
Fig. 2. IEC logic symbol  
Fig. 3. Logic diagram (one gate)  
6. Pinning information  
6.1. Pinning  
74HC2G02-Q100  
74HCT2G02-Q100  
1A  
1B  
1
2
3
4
8
7
6
5
V
CC  
1Y  
2B  
2A  
2Y  
GND  
aaa-009412  
Fig. 4. Pin configuration SOT505-2 (TSSOP8) and SOT765-1 (VSSOP8)  
6.2. Pin description  
Table 3. Pin description  
Symbol  
1A, 2A  
1B, 2B  
GND  
Pin  
1, 5  
2, 6  
4
Description  
data input  
data input  
ground (0 V)  
data output  
supply voltage  
1Y, 2Y  
VCC  
7, 3  
8
©
74HC_HCT2G02_Q100  
All information provided in this document is subject to legal disclaimers.  
Nexperia B.V. 2018. All rights reserved  
Product data sheet  
Rev. 2 — 26 July 2018  
2 / 12  
 
 
 
 
 
 
Nexperia  
74HC2G02-Q100; 74HCT2G02-Q100  
Dual 2-input NOR gate  
7. Functional description  
Table 4. Function table  
H = HIGH voltage level; L = LOW voltage level.  
Input  
Output  
nA  
L
nB  
L
nY  
H
L
L
H
L
H
H
L
H
L
8. Limiting values  
Table 5. Limiting values  
In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).  
Symbol Parameter  
Conditions  
Min  
Max  
+7.0  
±20  
±20  
25  
Unit  
V
VCC  
IIK  
supply voltage  
-0.5  
input clamping current  
output clamping current  
output current  
VI < -0.5 V or VI > VCC + 0.5 V  
VO < -0.5 V or VO > VCC + 0.5 V  
VO = -0.5 V to (VCC + 0.5 V)  
[1]  
[1]  
[1]  
[1]  
[1]  
-
mA  
mA  
mA  
mA  
mA  
°C  
IOK  
IO  
-
-
ICC  
IGND  
Tstg  
PD  
supply current  
-
50  
ground current  
-50  
-65  
-
-
storage temperature  
dynamic power dissipation  
+150  
300  
Tamb = -40 °C to +125 °C  
[2]  
mW  
[1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.  
[2] For TSSOP8 package: above 55 °C the value of Ptot derates linearly with 2.5 mW/K.  
For VSSOP8 package: above 110 °C the value of Ptot derates linearly with 8 mW/K.  
9. Recommended operating conditions  
Table 6. Recommended operating conditions  
Voltages are referenced to GND (ground = 0 V).  
Symbol Parameter  
Conditions  
74HC2G02-Q100  
74HCT2G02-Q100  
Unit  
Min  
Typ  
Max  
Min  
Typ  
Max  
5.5  
VCC  
VI  
supply voltage  
input voltage  
2.0  
5.0  
6.0  
VCC  
VCC  
+125  
625  
139  
83  
4.5  
5.0  
V
V
V
0
0
-
0
0
-
VCC  
VCC  
VO  
output voltage  
ambient temperature  
-
+25  
-
-
+25  
-
Tamb  
Δt/ΔV  
-40  
-
-40  
-
+125 °C  
input transition  
rise and fall rate  
VCC = 2.0 V  
VCC = 4.5 V  
VCC = 6.0 V  
-
139  
-
ns/V  
-
1.67  
-
-
1.67  
-
ns/V  
ns/V  
-
-
©
74HC_HCT2G02_Q100  
All information provided in this document is subject to legal disclaimers.  
Nexperia B.V. 2018. All rights reserved  
Product data sheet  
Rev. 2 — 26 July 2018  
3 / 12  
 
 
 
 
Nexperia  
74HC2G02-Q100; 74HCT2G02-Q100  
Dual 2-input NOR gate  
10. Static characteristics  
Table 7. Static characteristics  
Voltages are referenced to GND (ground = 0 V).  
Symbol Parameter  
Conditions  
-40 °C to +85 °C  
Typ [1]  
-40 °C to +125 °C Unit  
Min  
Max  
Min  
Max  
74HC2G02-Q100  
VIH  
HIGH-level input VCC = 2.0 V  
1.5  
1.2  
2.4  
3.2  
0.8  
2.1  
2.8  
-
-
1.5  
-
-
V
V
V
V
V
V
voltage  
VCC = 4.5 V  
3.15  
3.15  
VCC = 6.0 V  
4.2  
-
4.2  
-
VIL  
LOW-level input VCC = 2.0 V  
-
-
-
0.5  
1.35  
1.8  
-
-
-
0.5  
1.35  
1.8  
voltage  
VCC = 4.5 V  
VCC = 6.0 V  
VOH  
HIGH-level output VI = VIH or VIL  
voltage  
IO = -20 μA; VCC = 2.0 V  
1.9  
4.4  
2.0  
4.5  
-
-
-
-
-
1.9  
4.4  
5.9  
3.7  
5.2  
-
-
-
-
-
V
V
V
V
V
IO = -20 μA; VCC = 4.5 V  
IO = -20 μA; VCC = 6.0 V  
IO = -4.0 mA; VCC = 4.5 V  
IO = -5.2 mA; VCC = 6.0 V  
5.9  
6.0  
4.13  
5.63  
4.32  
5.81  
VOL  
LOW-level output VI = VIH or VIL  
voltage  
IO = 20 μA; VCC = 2.0 V  
IO = 20 μA; VCC = 4.5 V  
IO = 20 μA; VCC = 6.0 V  
IO = 4.0 mA; VCC = 4.5 V  
IO = 5.2 mA; VCC = 6.0 V  
VI = VCC or GND; VCC = 6.0 V  
-
-
-
-
-
-
0
0
0.1  
0.1  
-
-
-
-
-
-
0.1  
0.1  
0.1  
0.4  
0.4  
±1.0  
V
V
0
0.1  
V
0.15  
0.16  
-
0.33  
0.33  
±1.0  
V
V
II  
input leakage  
current  
μA  
ICC  
CI  
supply current  
per input pin; VI = VCC or GND;  
IO = 0 A; VCC = 6.0 V  
-
-
-
10  
-
-
-
20  
-
μA  
pF  
input capacitance  
1.5  
74HCT2G02-Q100  
VIH  
HIGH-level input VCC = 4.5 V to 5.5 V  
voltage  
2.0  
-
1.6  
1.2  
-
2.0  
-
-
V
V
VIL  
LOW-level input VCC = 4.5 V to 5.5 V  
voltage  
0.8  
0.8  
VOH  
HIGH-level output VI = VIH or VIL  
voltage  
IO = -20 μA; VCC = 4.5 V  
4.4  
4.5  
-
-
4.4  
3.7  
-
-
V
V
IO = -4.0 mA; VCC = 4.5 V  
LOW-level output VI = VIH or VIL  
4.13  
4.32  
VOL  
voltage  
IO = 20 μA; VCC = 4.5 V  
IO = 4.0 mA; VCC = 4.5 V  
-
-
0
0.1  
-
-
0.1  
0.4  
V
V
0.15  
0.33  
©
74HC_HCT2G02_Q100  
All information provided in this document is subject to legal disclaimers.  
Nexperia B.V. 2018. All rights reserved  
Product data sheet  
Rev. 2 — 26 July 2018  
4 / 12  
 
Nexperia  
74HC2G02-Q100; 74HCT2G02-Q100  
Dual 2-input NOR gate  
Symbol Parameter  
Conditions  
-40 °C to +85 °C  
-40 °C to +125 °C Unit  
Min  
Typ [1]  
Max  
Min  
Max  
II  
input leakage  
current  
VI = VCC or GND; VCC = 5.5 V  
-
-
±1.0  
-
±1.0  
μA  
μA  
μA  
pF  
ICC  
ΔICC  
CI  
supply current  
VI = VCC or GND; IO = 0 A;  
VCC = 5.5 V  
-
-
-
-
-
10  
375  
-
-
-
-
20  
410  
-
additional supply per input; VCC = 4.5 V to 5.5 V;  
current  
VI = VCC - 2.1 V; IO = 0 A  
input capacitance  
1.5  
[1] All typical values are measured at Tamb = 25 °C.  
11. Dynamic characteristics  
Table 8. Dynamic characteristics  
Voltages are referenced to GND (ground = 0 V); for test circuit, see Fig. 6.  
Symbol Parameter  
Conditions  
-40 °C to +85 °C  
-40 °C to +125 °C Unit  
Min  
Typ [1]  
Max  
Min  
Max  
74HC2G02-Q100  
tpd  
propagation delay nA and nB to nY; see Fig. 5  
[2]  
[3]  
VCC = 2.0 V  
-
-
-
-
26  
9
95  
19  
-
-
-
-
-
110  
22  
-
ns  
ns  
ns  
ns  
VCC = 4.5 V  
VCC = 5.0 V; CL = 15 pF  
VCC = 6.0 V  
9
8
16  
20  
tt  
transition time  
see Fig. 5  
VCC = 2.0 V  
-
-
-
-
19  
7
95  
19  
16  
-
-
-
-
-
125  
25  
20  
-
ns  
ns  
ns  
pF  
VCC = 4.5 V  
VCC = 6.0 V  
5
CPD  
power dissipation VI = GND to VCC  
capacitance  
[4]  
[2]  
10  
74HCT2G02-Q100  
tpd  
propagation delay nA and nB to nY; see Fig. 5  
VCC = 4.5 V  
-
-
-
-
12  
12  
6
24  
-
-
-
-
-
29  
-
ns  
ns  
ns  
pF  
VCC = 5.0 V; CL = 15 pF  
VCC = 4.5 V; see Fig. 5  
tt  
transition time  
[3]  
[4]  
19  
-
22  
-
CPD  
power dissipation VI = GND to VCC - 1.5 V  
capacitance  
10  
[1] All typical values are measured at Tamb = 25 °C.  
[2] tpd is the same as tPLH and tPHL  
[3] tt is the same as tTLH and tTHL  
.
.
[4] CPD is used to determine the dynamic power dissipation (PD in μW).  
PD = CPD × VCC2 × fi × N + Σ(CL × VCC2 × fo) where:  
fi = input frequency in MHz;  
fo = output frequency in MHz;  
CL = output load capacitance in pF;  
VCC = supply voltage in V;  
N = number of inputs switching;  
Σ(CL × VCC2 × fo) = sum of outputs.  
©
74HC_HCT2G02_Q100  
All information provided in this document is subject to legal disclaimers.  
Nexperia B.V. 2018. All rights reserved  
Product data sheet  
Rev. 2 — 26 July 2018  
5 / 12  
 
 
Nexperia  
74HC2G02-Q100; 74HCT2G02-Q100  
Dual 2-input NOR gate  
11.1. Waveforms and test circuit  
V
I
V
V
M
nA, nB input  
GND  
M
t
t
PHL  
PLH  
V
OH  
90%  
V
M
V
nY output  
M
10%  
V
OL  
001aae759  
t
t
TLH  
THL  
Measurement points are given in Table 9.  
VOL and VOH are typical output voltage levels that occur with the output load.  
Fig. 5. Propagation delay data input (nA, nB) to data output (nY) and transition time output (nY)  
Table 9. Measurement points  
Type  
Input  
VM  
Output  
VM  
74HC2G02-Q100  
74HCT2G02-Q100  
0.5 × VCC  
1.3 V  
0.5 × VCC  
1.3 V  
©
74HC_HCT2G02_Q100  
All information provided in this document is subject to legal disclaimers.  
Nexperia B.V. 2018. All rights reserved  
Product data sheet  
Rev. 2 — 26 July 2018  
6 / 12  
 
 
 
Nexperia  
74HC2G02-Q100; 74HCT2G02-Q100  
Dual 2-input NOR gate  
t
W
V
I
90 %  
negative  
pulse  
V
V
V
M
M
10 %  
0 V  
t
t
r
f
t
t
f
r
V
I
90 %  
positive  
pulse  
V
M
M
10 %  
0 V  
t
W
V
V
CC  
CC  
V
I
V
O
R
L
S1  
G
open  
DUT  
R
T
C
L
001aad983  
Test data is given in Table 10.  
Definitions for test circuit:  
RT = Termination resistance should be equal to output impedance Zo of the pulse generator.  
CL = Load capacitance including jig and probe capacitance.  
RL = Load resistance.  
S1 = Test selection switch.  
Fig. 6. Test circuit for measuring switching times  
Table 10. Test data  
Type  
Input  
Load  
S1 position  
tPHL, tPLH  
open  
VI  
tr, tf  
CL  
RL  
74HC2G02-Q100  
74HCT2G02-Q100  
GND to VCC  
GND to 3 V  
≤ 6 ns  
≤ 6 ns  
15 pF, 50 pF  
15 pF, 50 pF  
1 kΩ  
1 kΩ  
open  
©
74HC_HCT2G02_Q100  
All information provided in this document is subject to legal disclaimers.  
Nexperia B.V. 2018. All rights reserved  
Product data sheet  
Rev. 2 — 26 July 2018  
7 / 12  
 
 
Nexperia  
74HC2G02-Q100; 74HCT2G02-Q100  
Dual 2-input NOR gate  
12. Package outline  
TSSOP8: plastic thin shrink small outline package; 8 leads; body width 3 mm; lead length 0.5 mm  
SOT505-2  
D
E
A
X
c
H
v
M
y
A
E
Z
5
8
A
2
A
(A )  
3
A
1
pin 1 index  
θ
L
p
L
detail X  
1
4
e
w
M
b
p
0
2.5  
5 mm  
scale  
DIMENSIONS (mm are the original dimensions)  
A
(1)  
(1)  
(1)  
A
A
A
b
c
D
E
e
H
E
L
L
p
UNIT  
v
w
y
Z
θ
1
2
3
p
max.  
0.15  
0.00  
0.95  
0.75  
0.38  
0.22  
0.18  
0.08  
3.1  
2.9  
3.1  
2.9  
4.1  
3.9  
0.47  
0.33  
0.70  
0.35  
8°  
0°  
mm  
1.1  
0.65  
0.5  
0.2  
0.13  
0.1  
0.25  
Note  
1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.  
REFERENCES  
OUTLINE  
EUROPEAN  
PROJECTION  
ISSUE DATE  
VERSION  
IEC  
JEDEC  
JEITA  
02-01-16  
SOT505-2  
- - -  
Fig. 7. Package outline SOT505-2 (TSSOP8)  
©
74HC_HCT2G02_Q100  
All information provided in this document is subject to legal disclaimers.  
Nexperia B.V. 2018. All rights reserved  
Product data sheet  
Rev. 2 — 26 July 2018  
8 / 12  
 
Nexperia  
74HC2G02-Q100; 74HCT2G02-Q100  
Dual 2-input NOR gate  
VSSOP8: plastic very thin shrink small outline package; 8 leads; body width 2.3 mm  
SOT765-1  
D
E
A
X
c
y
H
E
v
A
Z
5
8
Q
A
2
A
A
(A )  
3
1
pin 1 index  
θ
L
p
detail X  
1
4
L
e
w
b
p
0
5 mm  
scale  
Dimensions (mm are the original dimensions)  
A
(1)  
(2)  
(1)  
Unit  
A
A
A
b
c
D
E
e
H
E
L
L
p
Q
v
w
y
Z
θ
1
2
3
p
max.  
max  
mm nom  
min  
0.15 0.85  
0.00 0.60  
0.27 0.23 2.1 2.4  
0.17 0.08 1.9 2.2  
3.2  
3.0  
0.40 0.21  
0.15 0.19  
0.4  
8°  
0°  
1
0.12  
0.5  
0.4  
0.2 0.08 0.1  
0.1  
Note  
1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.  
2. Plastic or metal protrusions of 0.25 mm maximum per side are not included.  
sot765-1_po  
References  
Outline  
version  
European  
projection  
Issue date  
IEC  
JEDEC  
JEITA  
07-06-02  
16-05-31  
SOT765-1  
MO-187  
Fig. 8. Package outline SOT765-1 (VSSOP8)  
©
74HC_HCT2G02_Q100  
All information provided in this document is subject to legal disclaimers.  
Nexperia B.V. 2018. All rights reserved  
Product data sheet  
Rev. 2 — 26 July 2018  
9 / 12  
Nexperia  
74HC2G02-Q100; 74HCT2G02-Q100  
Dual 2-input NOR gate  
13. Abbreviations  
Table 11. Abbreviations  
Acronym  
Description  
CMOS  
DUT  
ESD  
HBM  
MIL  
Complementary Metal-Oxide Semiconductor  
Device Under Test  
ElectroStatic Discharge  
Human Body Model  
Military  
MM  
Machine Model  
TTL  
Transistor-Transistor Logic  
14. Revision history  
Table 12. Revision history  
Document ID  
Release date  
Data sheet status  
Change notice  
Supersedes  
74HC_HCT2G02_Q100 v.2 20180726  
Product data sheet  
-
74HC_HCT2G02_Q100 v.1  
Modifications:  
The format of this data sheet has been redesigned to comply with the identity guidelines  
of Nexperia.  
Legal texts have been adapted to the new company name where appropriate.  
74HC_HCT2G02_Q100 v.1 20131111  
Product data sheet  
-
-
©
74HC_HCT2G02_Q100  
All information provided in this document is subject to legal disclaimers.  
Nexperia B.V. 2018. All rights reserved  
Product data sheet  
Rev. 2 — 26 July 2018  
10 / 12  
 
 
Nexperia  
74HC2G02-Q100; 74HCT2G02-Q100  
Dual 2-input NOR gate  
equipment, nor in applications where failure or malfunction of an Nexperia  
product can reasonably be expected to result in personal injury, death or  
severe property or environmental damage. Nexperia and its suppliers accept  
no liability for inclusion and/or use of Nexperia products in such equipment or  
applications and therefore such inclusion and/or use is at the customer's own  
risk.  
15. Legal information  
Data sheet status  
Quick reference data — The Quick reference data is an extract of the  
product data given in the Limiting values and Characteristics sections of this  
document, and as such is not complete, exhaustive or legally binding.  
Document status Product  
Definition  
[1][2]  
status [3]  
Applications — Applications that are described herein for any of these  
products are for illustrative purposes only. Nexperia makes no representation  
or warranty that such applications will be suitable for the specified use  
without further testing or modification.  
Objective [short]  
data sheet  
Development  
This document contains data from  
the objective specification for  
product development.  
Preliminary [short]  
data sheet  
Qualification  
Production  
This document contains data from  
the preliminary specification.  
Customers are responsible for the design and operation of their applications  
and products using Nexperia products, and Nexperia accepts no liability for  
any assistance with applications or customer product design. It is customer’s  
sole responsibility to determine whether the Nexperia product is suitable  
and fit for the customer’s applications and products planned, as well as  
for the planned application and use of customer’s third party customer(s).  
Customers should provide appropriate design and operating safeguards to  
minimize the risks associated with their applications and products.  
Product [short]  
data sheet  
This document contains the product  
specification.  
[1] Please consult the most recently issued document before initiating or  
completing a design.  
[2] The term 'short data sheet' is explained in section "Definitions".  
[3] The product status of device(s) described in this document may have  
changed since this document was published and may differ in case of  
multiple devices. The latest product status information is available on  
the internet at https://www.nexperia.com.  
Nexperia does not accept any liability related to any default, damage, costs  
or problem which is based on any weakness or default in the customer’s  
applications or products, or the application or use by customer’s third party  
customer(s). Customer is responsible for doing all necessary testing for the  
customer’s applications and products using Nexperia products in order to  
avoid a default of the applications and the products or of the application or  
use by customer’s third party customer(s). Nexperia does not accept any  
liability in this respect.  
Definitions  
Draft — The document is a draft version only. The content is still under  
internal review and subject to formal approval, which may result in  
modifications or additions. Nexperia does not give any representations or  
warranties as to the accuracy or completeness of information included herein  
and shall have no liability for the consequences of use of such information.  
Limiting values — Stress above one or more limiting values (as defined in  
the Absolute Maximum Ratings System of IEC 60134) will cause permanent  
damage to the device. Limiting values are stress ratings only and (proper)  
operation of the device at these or any other conditions above those  
given in the Recommended operating conditions section (if present) or the  
Characteristics sections of this document is not warranted. Constant or  
repeated exposure to limiting values will permanently and irreversibly affect  
the quality and reliability of the device.  
Short data sheet — A short data sheet is an extract from a full data sheet  
with the same product type number(s) and title. A short data sheet is  
intended for quick reference only and should not be relied upon to contain  
detailed and full information. For detailed and full information see the relevant  
full data sheet, which is available on request via the local Nexperia sales  
office. In case of any inconsistency or conflict with the short data sheet, the  
full data sheet shall prevail.  
Terms and conditions of commercial sale — Nexperia products are  
sold subject to the general terms and conditions of commercial sale, as  
published at http://www.nexperia.com/profile/terms, unless otherwise agreed  
in a valid written individual agreement. In case an individual agreement is  
concluded only the terms and conditions of the respective agreement shall  
apply. Nexperia hereby expressly objects to applying the customer’s general  
terms and conditions with regard to the purchase of Nexperia products by  
customer.  
Product specification — The information and data provided in a Product  
data sheet shall define the specification of the product as agreed between  
Nexperia and its customer, unless Nexperia and customer have explicitly  
agreed otherwise in writing. In no event however, shall an agreement be  
valid in which the Nexperia product is deemed to offer functions and qualities  
beyond those described in the Product data sheet.  
No offer to sell or license — Nothing in this document may be interpreted  
or construed as an offer to sell products that is open for acceptance or the  
grant, conveyance or implication of any license under any copyrights, patents  
or other industrial or intellectual property rights.  
Disclaimers  
Export control — This document as well as the item(s) described herein  
may be subject to export control regulations. Export might require a prior  
authorization from competent authorities.  
Limited warranty and liability — Information in this document is believed  
to be accurate and reliable. However, Nexperia does not give any  
representations or warranties, expressed or implied, as to the accuracy  
or completeness of such information and shall have no liability for the  
consequences of use of such information. Nexperia takes no responsibility  
for the content in this document if provided by an information source outside  
of Nexperia.  
Translations — A non-English (translated) version of a document is for  
reference only. The English version shall prevail in case of any discrepancy  
between the translated and English versions.  
In no event shall Nexperia be liable for any indirect, incidental, punitive,  
special or consequential damages (including - without limitation - lost  
profits, lost savings, business interruption, costs related to the removal  
or replacement of any products or rework charges) whether or not such  
damages are based on tort (including negligence), warranty, breach of  
contract or any other legal theory.  
Trademarks  
Notice: All referenced brands, product names, service names and  
trademarks are the property of their respective owners.  
Notwithstanding any damages that customer might incur for any reason  
whatsoever, Nexperia’s aggregate and cumulative liability towards customer  
for the products described herein shall be limited in accordance with the  
Terms and conditions of commercial sale of Nexperia.  
Right to make changes — Nexperia reserves the right to make changes  
to information published in this document, including without limitation  
specifications and product descriptions, at any time and without notice. This  
document supersedes and replaces all information supplied prior to the  
publication hereof.  
Suitability for use in automotive applications — This Nexperia product  
has been qualified for use in automotive applications. Unless otherwise  
agreed in writing, the product is not designed, authorized or warranted to  
be suitable for use in life support, life-critical or safety-critical systems or  
©
74HC_HCT2G02_Q100  
All information provided in this document is subject to legal disclaimers.  
Nexperia B.V. 2018. All rights reserved  
Product data sheet  
Rev. 2 — 26 July 2018  
11 / 12  
 
Nexperia  
74HC2G02-Q100; 74HCT2G02-Q100  
Dual 2-input NOR gate  
Contents  
1. General description......................................................1  
2. Features and benefits.................................................. 1  
3. Ordering information....................................................1  
4. Marking..........................................................................2  
5. Functional diagram.......................................................2  
6. Pinning information......................................................2  
6.1. Pinning.........................................................................2  
6.2. Pin description.............................................................2  
7. Functional description................................................. 3  
8. Limiting values............................................................. 3  
9. Recommended operating conditions..........................3  
10. Static characteristics..................................................4  
11. Dynamic characteristics.............................................5  
11.1. Waveforms and test circuit........................................ 6  
12. Package outline.......................................................... 8  
13. Abbreviations............................................................10  
14. Revision history........................................................10  
15. Legal information......................................................11  
© Nexperia B.V. 2018. All rights reserved  
For more information, please visit: http://www.nexperia.com  
For sales office addresses, please send an email to: salesaddresses@nexperia.com  
Date of release: 26 July 2018  
©
74HC_HCT2G02_Q100  
All information provided in this document is subject to legal disclaimers.  
Nexperia B.V. 2018. All rights reserved  
Product data sheet  
Rev. 2 — 26 July 2018  
12 / 12  

相关型号:

74HCT2G02DP

Dual 2-input NOR gate
NXP

74HCT2G02DP

Dual 2-input NOR gateProduction
NEXPERIA

74HCT2G02DP,125

74HC(T)2G02 - Dual 2-input NOR gate TSSOP 8-Pin
NXP

74HCT2G02DP-Q100

IC NOR GATE, Gate
NXP

74HCT2G02DP-Q100

Dual 2-input NOR gateProduction
NEXPERIA

74HCT2G02DP-Q100H

74HC(T)2G02-Q100 - Dual 2-input NOR gate TSSOP 8-Pin
NXP

74HCT2G02GD

Dual 2-input NOR gate
NXP

74HCT2G02GD,125

74HC(T)2G02 - Dual 2-input NOR gate SON 8-Pin
NXP

74HCT2G04

Dual inverter
NXP

74HCT2G04GV

Dual inverter
NXP

74HCT2G04GV

Dual inverter
NEXPERIA

74HCT2G04GV,125

Dual inverter
NEXPERIA