74LV74PW-Q100 [NEXPERIA]

Dual D-type flip-flop with set and reset; positive-edge trigger;
74LV74PW-Q100
型号: 74LV74PW-Q100
厂家: Nexperia    Nexperia
描述:

Dual D-type flip-flop with set and reset; positive-edge trigger

文件: 总17页 (文件大小:1055K)
中文:  中文翻译
下载:  下载PDF数据表文档文件
74LV74-Q100  
Dual D-type flip-flop with set and reset; positive-edge trigger  
Rev. 1 — 23 September 2013  
Product data sheet  
1. General description  
The 74LV74-Q100 is a dual positive edge triggered, D-type flip-flop. It has individual data  
(nD) inputs, clock (nCP) inputs, set (nSD) and (nRD) inputs, and complementary nQ and  
nQ outputs.  
The set and reset are asynchronous active LOW inputs that operate independently of the  
clock input. Information on the data input is transferred to the nQ output on the  
LOW-to-HIGH transition of the clock pulse. The nD inputs must be stable one set-up time  
prior to the LOW-to-HIGH clock transition, for predictable operation. Schmitt-trigger action  
in the clock input makes the circuit highly tolerant to slower clock rise and fall times.  
This product has been qualified to the Automotive Electronics Council (AEC) standard  
Q100 (Grade 1) and is suitable for use in automotive applications.  
2. Features and benefits  
Automotive product qualification in accordance with AEC-Q100 (Grade 1)  
Specified from 40 C to +85 C and from 40 C to +125 C  
Wide supply voltage range from 1.0 V to 5.5 V  
Optimized for low voltage applications: 1.0 V to 3.6 V  
Direct interface with TTL levels (2.7 V to 3.6 V)  
ESD protection:  
MIL-STD-833, method 3015 exceeds 2000 V  
HBM JESD22-A114F exceeds 2000 V  
MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0 )  
3. Ordering information  
Table 1.  
Ordering information  
Type number  
Package  
Temperature range Name  
40 C to +125 C SO14  
Description  
Version  
74LV74D-Q100  
plastic small outline package; 14 leads; body width SOT108-1  
3.9 mm  
74LV74PW-Q100 40 C to +125 C  
TSSOP14 plastic thin shrink small outline package; 14 leads; SOT402-1  
body width 4.4 mm  
74LV74-Q100  
Nexperia  
Dual D-type flip-flop with set and reset; positive-edge trigger  
4. Functional diagram  
4
5
6
S
4
10  
3
2
1
C1  
1SD 2SD  
1D  
R
SD  
2
1D  
1Q  
2Q  
5
9
D
Q
12 2D  
3
1CP  
CP  
FF  
11 2CP  
10  
11  
12  
13  
9
S
1Q  
2Q  
6
8
Q
C2  
RD  
1RD 2RD  
13  
2D  
R
8
1
aaa-008836  
aaa-008837  
Fig 1. Logic symbol  
Fig 2. IEC logic symbol  
4
1SD  
SD  
2
3
1D  
1Q  
1Q  
5
6
D
Q
FF1  
Q
1CP  
CP  
RD  
1
1RD  
2SD  
10  
SD  
2Q  
2Q  
9
8
12 2D  
Q
FF2  
Q
D
11 2CP  
CP  
RD  
13 2RD  
aaa-008838  
Fig 3. Functional diagram  
74LV74_Q100  
All information provided in this document is subject to legal disclaimers.  
©
Nexperia B.V. 2017. All rights reserved  
Product data sheet  
Rev. 1 — 23 September 2013  
2 of 17  
74LV74-Q100  
Nexperia  
Dual D-type flip-flop with set and reset; positive-edge trigger  
Q
C
C
C
C
C
C
C
C
D
Q
RD  
SD  
CP  
C
C
aaa-008839  
Fig 4. Logic diagram (one flip-flop)  
74LV74_Q100  
All information provided in this document is subject to legal disclaimers.  
©
Nexperia B.V. 2017. All rights reserved  
Product data sheet  
Rev. 1 — 23 September 2013  
3 of 17  
74LV74-Q100  
Nexperia  
Dual D-type flip-flop with set and reset; positive-edge trigger  
5. Pinning information  
5.1 Pinning  
ꢀꢁ/9ꢀꢁꢂ4ꢃꢄꢄ  
ꢀꢃ  
ꢀꢂ  
ꢀꢁ  
ꢀꢀ  
ꢀꢈ  
ꢀ5'  
ꢀ'  
9&&  
ꢁ5'  
ꢁ'  
ꢀ&3  
ꢀ6'  
ꢀ4  
ꢁ&3  
ꢁ6'  
ꢁ4  
ꢀ4  
*1'  
ꢁ4  
DDDꢀꢁꢁꢂꢃꢂꢄ  
Fig 5. Pin configuration (SO16 and TSSOP16)  
5.2 Pin description  
Table 2.  
Symbol  
1RD  
1D  
Pin description  
Pin  
1
Description  
asynchronous reset-direct input (active-LOW)  
data inputs  
2
1CP  
1SD  
1Q  
3
clock input (LOW-to-HIGH), edge-triggered)  
asynchronous set-direct input (active-LOW)  
true flip-flop outputs  
4
5
1Q  
6
complement flip-flop outputs  
ground (0 V)  
GND  
2Q  
7
8
complement flip-flop outputs  
true flip-flop outputs  
2Q  
9
2SD  
2CP  
2D  
10  
11  
12  
13  
14  
asynchronous set-direct input (active-LOW)  
clock input (LOW-to-HIGH), edge-triggered)  
data inputs  
2RD  
VCC  
asynchronous reset-direct input (active-LOW)  
supply voltage  
74LV74_Q100  
All information provided in this document is subject to legal disclaimers.  
©
Nexperia B.V. 2017. All rights reserved  
Product data sheet  
Rev. 1 — 23 September 2013  
4 of 17  
74LV74-Q100  
Nexperia  
Dual D-type flip-flop with set and reset; positive-edge trigger  
6. Functional description  
Table 3.  
Function table[1]  
Input  
Output  
nSD  
L
nRD  
H
nCP  
X
nD  
X
nQ  
H
L
nQ  
L
Qn+1  
nQn+1  
-
-
H
L
X
X
H
H
-
-
-
L
L
X
X
H
-
-
-
H
H
L
L
H
H
L
H
H
H
-
-
[1] H = HIGH voltage level;  
L = LOW voltage level;  
X = don’t care;  
= LOW-to-HIGH clock transition;  
Qn+1 = state after the next LOW-to-HIGH CP transition  
7. Limiting values  
Table 4.  
Limiting values  
In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V)  
Symbol  
VCC  
IIK  
Parameter  
Conditions  
Min  
Max  
+7  
Unit  
V
[1]  
[1]  
supply voltage  
0.5  
input clamping current  
input voltage  
VI < 0.5 V or VI > VCC + 0.5 V  
-
20  
mA  
V
VI  
0.5  
+7  
IOK  
output clamping current  
output current  
VO > VCC or VO < 0  
-
50  
25  
50  
50  
+150  
mA  
mA  
mA  
mA  
C  
IO  
0.5 V < VO < VCC + 0.5 V  
-
ICC  
supply current  
-
IGND  
Tstg  
Ptot  
ground current  
-
storage temperature  
total power dissipation  
65  
Tamb = 40 C to +125 C  
SO16 package  
[2]  
[3]  
-
-
500  
400  
mW  
mW  
TSSOP16 package  
[1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.  
[2] Ptot derates linearly with 8 mW/K above 70 C.  
[3]  
Ptot derates linearly with 5.5 mW/K above 60 C.  
74LV74_Q100  
All information provided in this document is subject to legal disclaimers.  
©
Nexperia B.V. 2017. All rights reserved  
Product data sheet  
Rev. 1 — 23 September 2013  
5 of 17  
74LV74-Q100  
Nexperia  
Dual D-type flip-flop with set and reset; positive-edge trigger  
8. Recommended operating conditions  
Table 5.  
Recommended operating conditions  
Voltages are referenced to GND (ground = 0 V)  
Symbol Parameter  
Conditions  
Min  
1.0  
0
Typ  
Max  
5.5  
Unit  
V
[1]  
VCC  
VI  
supply voltage  
3.3  
input voltage  
-
-
-
-
-
-
-
VCC  
VCC  
+125  
500  
200  
100  
50  
V
VO  
output voltage  
0
V
Tamb  
t/V  
ambient temperature  
input transition rise and fall rate  
40  
0
C  
VCC = 1.0 V to 2.0 V  
VCC = 2.0 V to 2.7 V  
VCC = 2.7 V to 3.6 V  
VCC = 3.6 V to 5.5 V  
ns/V  
ns/V  
ns/V  
ns/V  
0
0
0
[1] LV is guaranteed to function down to VCC = 1.0 V (input levels GND or VCC). DC characteristics are guaranteed from VCC = 1.2 V to  
VCC = 5.5 V.  
74LV74_Q100  
All information provided in this document is subject to legal disclaimers.  
©
Nexperia B.V. 2017. All rights reserved  
Product data sheet  
Rev. 1 — 23 September 2013  
6 of 17  
74LV74-Q100  
Nexperia  
Dual D-type flip-flop with set and reset; positive-edge trigger  
9. Static characteristics  
Table 6.  
Static characteristics  
At recommended operating conditions; voltages are referenced to GND (ground = 0 V).  
Symbol Parameter  
Conditions  
40 C to +85 C  
Min Max  
Typ[1]  
40 C to +125 C Unit  
Min Max  
0.9  
VIH  
HIGH-level  
VCC = 1.2 V  
0.9  
-
-
-
-
-
-
V
V
V
V
V
V
V
input voltage  
VCC = 2.3 V to 2.7 V  
VCC = 2.7 V to 3.6 V  
VCC = 4.5 V to 5.5 V  
VCC = 1.2 V  
1.4  
-
-
-
-
-
-
-
-
1.4  
2.0  
-
2.0  
0.7 VCC  
-
0.7 VCC  
VIL  
LOW-level  
-
-
-
-
0.3  
-
-
-
-
0.3  
input voltage  
VCC = 2.3 V to 2.7 V  
VCC = 2.7 V to 3.6 V  
VCC = 4.5 V to 5.5 V  
VI = VIH or VIL; IO = 100 A  
VCC = 1.2 V  
0.6  
0.6  
0.8  
0.8  
0.3 VCC  
0.3 VCC  
VOH  
HIGH-level  
output voltage  
-
1.2  
2.0  
2.7  
3.0  
4.5  
-
VCC = 2.0 V  
1.8  
2.5  
2.8  
4.3  
-
-
-
-
1.8  
2.5  
2.8  
4.3  
-
-
-
-
V
V
V
V
VCC = 2.7 V  
VCC = 3.0 V  
VCC = 4.5 V  
standard outputs: VI = VIH or VIL  
VCC = 3.0 V; IO = 6 mA  
VCC = 4.5 V; IO = 12 mA  
VI = VIH or VIL; IO = 100 A  
VCC = 1.2 V  
2.40  
3.60  
2.82  
4.20  
-
-
2.20  
3.50  
-
-
V
V
VOL  
LOW-level  
output voltage  
-
-
-
-
-
0
0
0
0
0
-
-
-
VCC = 2.0 V  
0.2  
0.2  
0.2  
0.2  
0.2  
0.2  
0.2  
0.2  
V
V
V
V
VCC = 2.7 V  
VCC = 3.0 V  
VCC = 4.5 V  
standard outputs: VI = VIH or VIL  
VCC = 3.0 V; IO = 6 mA  
VCC = 4.5 V; IO = 12 mA  
VI = VCC or GND; VCC = 5.5 V  
-
-
-
0.25  
0.35  
-
0.40  
0.55  
1  
-
-
-
0.50  
0.65  
1  
V
V
II  
input leakage  
current  
A  
ICC  
ICC  
CI  
supply current  
VI = VCC or GND; IO = 0 A;  
-
-
-
-
-
20  
500  
-
-
-
80  
A  
A  
pF  
VCC = 5.5 V  
additional  
supply current  
VI = VCC – 0.6 V;  
VCC = 2.7 V to 3.6 V  
850  
input  
3.5  
capacitance  
[1] Typical values are measured at Tamb = 25 C.  
74LV74_Q100  
All information provided in this document is subject to legal disclaimers.  
©
Nexperia B.V. 2017. All rights reserved  
Product data sheet  
Rev. 1 — 23 September 2013  
7 of 17  
74LV74-Q100  
Nexperia  
Dual D-type flip-flop with set and reset; positive-edge trigger  
10. Dynamic characteristics  
Table 7.  
Dynamic characteristics  
GND (ground = 0 V): for test circuit, see Figure 8  
Symbol Parameter  
Conditions  
40 C to +85 C  
40 C to +125 C  
Unit  
Min  
Typ[1]  
Max  
Min  
Max  
[2]  
tpd  
propagation  
delay  
nCP to nQ, nQ; see Figure 6  
VCC = 1.2 V  
-
-
-
-
-
-
70  
24  
18  
13  
-
-
-
-
-
-
-
-
ns  
ns  
ns  
ns  
ns  
ns  
VCC = 2.0 V  
44  
28  
26  
-
56  
41  
33  
VCC = 2.7 V  
[3]  
[4]  
VCC = 3.0 V to 3.6 V  
VCC = 3.3 V; CL = 15 pF  
VCC = 4.5 V to 5.5 V  
nSD to nQ, nQ; see Figure 7  
VCC = 1.2 V  
11  
-
-
-
9.5  
17  
23  
-
-
-
-
-
-
90  
31  
23  
17  
-
-
-
-
-
-
-
-
ns  
ns  
ns  
ns  
ns  
ns  
VCC = 2.0 V  
46  
34  
27  
-
58  
43  
34  
VCC = 2.7 V  
[3]  
[4]  
VCC = 3.0 V to 3.6 V  
VCC = 3.3 V; CL = 15 pF  
VCC = 4.5 V to 5.5 V  
nRD to nQ, nQ; see Figure 7  
VCC = 1.2 V  
14  
12  
19  
24  
-
-
-
-
-
-
90  
31  
23  
17  
-
-
-
-
-
-
-
-
ns  
ns  
ns  
ns  
ns  
ns  
VCC = 2.0 V  
46  
34  
27  
-
58  
43  
34  
VCC = 2.7 V  
[3]  
[4]  
VCC = 3.0 V to 3.6 V  
VCC = 3.3 V; CL = 15 pF  
VCC = 4.5 V to 5.5 V  
14  
12  
19  
24  
tW  
pulse width  
nCP input HIGH to LOW;  
see Figure 6  
VCC = 2.0 V  
34  
25  
20  
15  
10  
8
-
-
-
-
41  
-
-
-
-
ns  
ns  
ns  
ns  
VCC = 2.7 V  
30  
24  
18  
[3]  
[4]  
VCC = 3.0 V to 3.6 V  
VCC = 4.5 V to 5.5 V  
7
6
nSD or nRD pulse width LOW;  
see Figure 7  
VCC = 2.0 V  
34  
25  
20  
15  
10  
8
-
-
-
-
41  
-
-
-
-
ns  
ns  
ns  
ns  
VCC = 2.7 V  
30  
24  
18  
[3]  
[4]  
VCC = 3.0 V to 3.6 V  
VCC = 4.5 V to 5.5 V  
7
6
74LV74_Q100  
All information provided in this document is subject to legal disclaimers.  
©
Nexperia B.V. 2017. All rights reserved  
Product data sheet  
Rev. 1 — 23 September 2013  
8 of 17  
74LV74-Q100  
Nexperia  
Dual D-type flip-flop with set and reset; positive-edge trigger  
Table 7.  
Dynamic characteristics …continued  
GND (ground = 0 V): for test circuit, see Figure 8  
Symbol Parameter  
Conditions  
40 C to +85 C  
40 C to +125 C  
Unit  
Min  
Typ[1]  
Max  
Min  
Max  
trec  
tsu  
th  
recovery time  
set-up time  
hold time  
nRD; see Figure 7  
VCC = 1.2 V  
-
5
2
1
1
1
-
-
-
-
-
-
-
-
-
-
-
ns  
ns  
ns  
ns  
ns  
VCC = 2.0 V  
14  
10  
8
15  
11  
9
VCC = 2.7 V  
[3]  
[4]  
VCC = 3.0 V to 3.6 V  
VCC = 4.5 V to 5.5 V  
nD to nCP; see Figure 6  
VCC = 1.2 V  
6
7
-
10  
4
-
-
-
-
-
-
-
-
-
-
-
ns  
ns  
ns  
ns  
ns  
VCC = 2.0 V  
22  
12  
8
26  
VCC = 2.7 V  
3
15  
10  
8
[3]  
[4]  
VCC = 3.0 V to 3.6 V  
VCC = 4.5 V to 5.5 V  
nD to nCP; see Figure 6  
VCC = 1.2 V  
2
6
1
-
10  
2  
-
-
-
-
-
-
-
-
-
-
-
ns  
ns  
ns  
ns  
ns  
VCC = 2.0 V  
3
3
3
3
3
3
3
3
VCC = 2.7 V  
2  
VCC = 3.0 V to 3.6 V  
VCC = 4.5 V to 5.5 V  
nCP; see Figure 6  
VCC = 2.0 V  
2  
2  
fmax  
maximum  
frequency  
14  
50  
60  
70  
-
40  
90  
100  
110  
24  
-
-
-
-
-
12  
40  
48  
56  
-
-
-
-
MHz  
MHz  
MHz  
MHz  
pF  
VCC = 2.7 V  
[3]  
[4]  
[5]  
VCC = 3.0 V to 3.6 V  
VCC = 4.5 V to 5.5 V  
VI = GND to VCC  
CPD  
power  
-
-
dissipation  
capacitance  
[1] Typical values are measured at Tamb = 25 °C.  
[2] tpd is the same as tPHL and tPLH  
.
[3] Typical value measured at VCC = 3.3 V.  
[4] Typical values are measured at VCC = 5.0 V.  
[5] CPD is used to determine the dynamic power dissipation PD = CPD VCC2 fi + (CL VCC2 fo) (PD in W), where:  
fi = input frequency in MHz;  
fo = output frequency in MHz;  
(CL VCC2 fo) = sum of outputs;  
CL = output load capacitance in pF;  
VCC = supply voltage in V.  
74LV74_Q100  
All information provided in this document is subject to legal disclaimers.  
©
Nexperia B.V. 2017. All rights reserved  
Product data sheet  
Rev. 1 — 23 September 2013  
9 of 17  
74LV74-Q100  
Nexperia  
Dual D-type flip-flop with set and reset; positive-edge trigger  
11. Waveforms  
V
I
nD input  
V
M
GND  
t
t
h
h
t
t
su  
su  
1/f  
max  
V
I
nCP input  
V
M
GND  
t
W
t
t
PLH  
PHL  
V
OH  
nQ output  
nQ output  
V
V
M
M
V
OL  
V
OH  
V
OL  
t
t
PHL  
PLH  
aaa-008840  
Measurement points are given in Table 8.  
The shaded areas indicate when the input is permitted to change for predictable output performance.  
Fig 6. Clock pulse (nCP) to output (nQ, nQ) propagation delays, nCP pulse width and maximum frequency  
V
I
nCP input  
GND  
V
M
t
rec  
V
I
nSD input  
GND  
V
M
t
t
W
W
V
I
V
nRD input  
GND  
M
t
t
PHL  
PLH  
V
OH  
nQ output  
V
V
M
V
OL  
V
OH  
nQ output  
M
V
OL  
t
t
PLH  
PHL  
aaa-008842  
Measurement points are given in Table 8.  
Fig 7. Set (nSD) and reset (nRD) input to output (nQ, nQ) propagation delays, pulse widths and nRD to nCP  
recovery time  
74LV74_Q100  
All information provided in this document is subject to legal disclaimers.  
©
Nexperia B.V. 2017. All rights reserved  
Product data sheet  
Rev. 1 — 23 September 2013  
10 of 17  
74LV74-Q100  
Nexperia  
Dual D-type flip-flop with set and reset; positive-edge trigger  
Table 8.  
Measurement points  
Supply voltage  
VCC  
Input  
VM  
Output  
VM  
< 2.7 V  
0.5VCC  
1.5 V  
0.5VCC  
0.5VCC  
1.5 V  
2.7 V to 3.6 V  
4.5 V  
0.5VCC  
t
W
V
I
90 %  
negative  
pulse  
V
V
V
M
M
10 %  
0 V  
t
t
r
f
t
t
f
r
V
I
90 %  
positive  
pulse  
V
M
M
10 %  
0 V  
t
W
V
EXT  
R
V
CC  
L
V
V
O
I
G
DUT  
R
T
C
L
R
L
001aae331  
Test data is given in Table 9.  
Definitions for test circuit:  
RL = Load resistance.  
CL = Load capacitance including jig and probe capacitance.  
RT = Termination resistance should be equal to output impedance Zo of the pulse generator.  
VEXT = External voltage for measuring switching times.  
Fig 8. Test circuit for measuring switching times  
Table 9.  
Test data  
Supply voltage  
Input  
VI  
Load  
VEXT  
tr, tf  
CL  
RL  
tPHL, tPLH  
open  
< 2.7 V  
VCC  
2.7 V  
VCC  
2.5 ns  
2.5 ns  
2.5 ns  
50 pF  
1 k  
1 k  
1 k  
2.7 V to 3.6 V  
4.5 V  
50 pF, 15 pF  
50 pF  
open  
open  
74LV74_Q100  
All information provided in this document is subject to legal disclaimers.  
©
Nexperia B.V. 2017. All rights reserved  
Product data sheet  
Rev. 1 — 23 September 2013  
11 of 17  
74LV74-Q100  
Nexperia  
Dual D-type flip-flop with set and reset; positive-edge trigger  
12. Package outline  
SO14: plastic small outline package; 14 leads; body width 3.9 mm  
SOT108-1  
D
E
A
X
v
c
y
H
M
A
E
Z
8
14  
Q
A
2
A
(A )  
3
A
1
pin 1 index  
θ
L
p
L
1
7
e
detail X  
w
M
b
p
0
2.5  
scale  
5 mm  
DIMENSIONS (inch dimensions are derived from the original mm dimensions)  
A
(1)  
(1)  
(1)  
UNIT  
A
A
A
b
c
D
E
e
H
L
L
p
Q
v
w
y
Z
θ
1
2
3
p
E
max.  
0.25  
0.10  
1.45  
1.25  
0.49  
0.36  
0.25  
0.19  
8.75  
8.55  
4.0  
3.8  
6.2  
5.8  
1.0  
0.4  
0.7  
0.6  
0.7  
0.3  
mm  
1.75  
1.27  
0.05  
1.05  
0.25  
0.01  
0.25  
0.1  
0.25  
0.01  
8o  
0o  
0.010 0.057  
0.004 0.049  
0.019 0.0100 0.35  
0.014 0.0075 0.34  
0.16  
0.15  
0.244  
0.228  
0.039 0.028  
0.016 0.024  
0.028  
0.012  
inches  
0.041  
0.01 0.004  
0.069  
Note  
1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.  
REFERENCES  
OUTLINE  
EUROPEAN  
PROJECTION  
ISSUE DATE  
VERSION  
IEC  
JEDEC  
JEITA  
99-12-27  
03-02-19  
SOT108-1  
076E06  
MS-012  
Fig 9. Package outline SOT108-1 (SO14)  
74LV74_Q100  
All information provided in this document is subject to legal disclaimers.  
©
Nexperia B.V. 2017. All rights reserved  
Product data sheet  
Rev. 1 — 23 September 2013  
12 of 17  
74LV74-Q100  
Nexperia  
Dual D-type flip-flop with set and reset; positive-edge trigger  
TSSOP14: plastic thin shrink small outline package; 14 leads; body width 4.4 mm  
SOT402-1  
D
E
A
X
c
y
H
v
M
A
E
Z
8
14  
Q
(A )  
3
A
2
A
A
1
pin 1 index  
θ
L
p
L
1
7
detail X  
w
M
b
p
e
0
2.5  
5 mm  
scale  
DIMENSIONS (mm are the original dimensions)  
A
(1)  
(2)  
(1)  
UNIT  
A
A
A
b
c
D
E
e
H
L
L
Q
v
w
y
Z
θ
1
2
3
p
E
p
max.  
8o  
0o  
0.15  
0.05  
0.95  
0.80  
0.30  
0.19  
0.2  
0.1  
5.1  
4.9  
4.5  
4.3  
6.6  
6.2  
0.75  
0.50  
0.4  
0.3  
0.72  
0.38  
mm  
1.1  
0.65  
0.25  
1
0.2  
0.13  
0.1  
Notes  
1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.  
2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.  
REFERENCES  
OUTLINE  
EUROPEAN  
PROJECTION  
ISSUE DATE  
VERSION  
IEC  
JEDEC  
JEITA  
99-12-27  
03-02-18  
SOT402-1  
MO-153  
Fig 10. Package outline SOT402-1 (TSSOP14)  
74LV74_Q100  
All information provided in this document is subject to legal disclaimers.  
©
Nexperia B.V. 2017. All rights reserved  
Product data sheet  
Rev. 1 — 23 September 2013  
13 of 17  
74LV74-Q100  
Nexperia  
Dual D-type flip-flop with set and reset; positive-edge trigger  
13. Abbreviations  
Table 10. Abbreviations  
Acronym  
CMOS  
DUT  
Description  
Complementary Metal-Oxide Semiconductor  
Device Under Test  
ESD  
ElectroStatic Discharge  
Human Body Model  
Machine Model  
HBM  
MM  
TTL  
Transistor-Transistor Logic  
14. Revision history  
Table 11. Revision history  
Document ID  
Release date  
20130923  
Data sheet status  
Change notice  
Supersedes  
74LV74_Q100 v.1  
Product data sheet  
-
-
74LV74_Q100  
All information provided in this document is subject to legal disclaimers.  
©
Nexperia B.V. 2017. All rights reserved  
Product data sheet  
Rev. 1 — 23 September 2013  
14 of 17  
74LV74-Q100  
Nexperia  
Dual D-type flip-flop with set and reset; positive-edge trigger  
15. Legal information  
15.1 Data sheet status  
Document status[1][2]  
Product status[3]  
Development  
Definition  
Objective [short] data sheet  
This document contains data from the objective specification for product development.  
This document contains data from the preliminary specification.  
This document contains the product specification.  
Preliminary [short] data sheet Qualification  
Product [short] data sheet Production  
[1]  
[2]  
[3]  
Please consult the most recently issued document before initiating or completing a design.  
The term ‘short data sheet’ is explained in section “Definitions”.  
The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status  
information is available on the Internet at URL http://www.nexperia.com.  
Suitability for use in automotive applications — This Nexperia  
product has been qualified for use in automotive  
15.2 Definitions  
applications. Unless otherwise agreed in writing, the product is not designed,  
authorized or warranted to be suitable for use in life support, life-critical or  
safety-critical systems or equipment, nor in applications where failure or  
malfunction of a Nexperia product can reasonably be expected  
to result in personal injury, death or severe property or environmental  
damage. Nexperia and its suppliers accept no liability for  
inclusion and/or use of Nexperia products in such equipment or  
applications and therefore such inclusion and/or use is at the customer's own  
risk.  
Draft — The document is a draft version only. The content is still under  
internal review and subject to formal approval, which may result in  
modifications or additions. Nexperia does not give any  
representations or warranties as to the accuracy or completeness of  
information included herein and shall have no liability for the consequences of  
use of such information.  
Short data sheet — A short data sheet is an extract from a full data sheet  
with the same product type number(s) and title. A short data sheet is intended  
for quick reference only and should not be relied upon to contain detailed and  
full information. For detailed and full information see the relevant full data  
sheet, which is available on request via the local Nexperia sales  
office. In case of any inconsistency or conflict with the short data sheet, the  
full data sheet shall prevail.  
Applications — Applications that are described herein for any of these  
products are for illustrative purposes only. Nexperia makes no  
representation or warranty that such applications will be suitable for the  
specified use without further testing or modification.  
Customers are responsible for the design and operation of their applications  
and products using Nexperia products, and Nexperia  
Product specification — The information and data provided in a Product  
data sheet shall define the specification of the product as agreed between  
Nexperia and its customer, unless Nexperia and  
customer have explicitly agreed otherwise in writing. In no event however,  
shall an agreement be valid in which the Nexperia product is  
deemed to offer functions and qualities beyond those described in the  
Product data sheet.  
accepts no liability for any assistance with applications or customer product  
design. It is customer’s sole responsibility to determine whether the Nexperia  
product is suitable and fit for the customer’s applications and  
products planned, as well as for the planned application and use of  
customer’s third party customer(s). Customers should provide appropriate  
design and operating safeguards to minimize the risks associated with their  
applications and products.  
Nexperia does not accept any liability related to any default,  
15.3 Disclaimers  
damage, costs or problem which is based on any weakness or default in the  
customer’s applications or products, or the application or use by customer’s  
third party customer(s). Customer is responsible for doing all necessary  
testing for the customer’s applications and products using Nexperia  
products in order to avoid a default of the applications and  
Limited warranty and liability — Information in this document is believed to  
be accurate and reliable. However, Nexperia does not give any  
representations or warranties, expressed or implied, as to the accuracy or  
completeness of such information and shall have no liability for the  
consequences of use of such information. Nexperia takes no  
responsibility for the content in this document if provided by an information  
source outside of Nexperia.  
the products or of the application or use by customer’s third party  
customer(s). Nexperia does not accept any liability in this respect.  
Limiting values — Stress above one or more limiting values (as defined in  
the Absolute Maximum Ratings System of IEC 60134) will cause permanent  
damage to the device. Limiting values are stress ratings only and (proper)  
operation of the device at these or any other conditions above those given in  
the Recommended operating conditions section (if present) or the  
Characteristics sections of this document is not warranted. Constant or  
repeated exposure to limiting values will permanently and irreversibly affect  
the quality and reliability of the device.  
In no event shall Nexperia be liable for any indirect, incidental,  
punitive, special or consequential damages (including - without limitation - lost  
profits, lost savings, business interruption, costs related to the removal or  
replacement of any products or rework charges) whether or not such  
damages are based on tort (including negligence), warranty, breach of  
contract or any other legal theory.  
Notwithstanding any damages that customer might incur for any reason  
whatsoever, Nexperia’s aggregate and cumulative liability towards  
customer for the products described herein shall be limited in accordance  
with the Terms and conditions of commercial sale of Nexperia.  
Terms and conditions of commercial sale — Nexperia  
products are sold subject to the general terms and conditions of commercial  
sale, as published at http://www.nexperia.com/profile/terms, unless otherwise  
agreed in a valid written individual agreement. In case an individual  
agreement is concluded only the terms and conditions of the respective  
agreement shall apply. Nexperia hereby expressly objects to  
applying the customer’s general terms and conditions with regard to the  
purchase of Nexperia products by customer.  
Right to make changes — Nexperia reserves the right to make  
changes to information published in this document, including without  
limitation specifications and product descriptions, at any time and without  
notice. This document supersedes and replaces all information supplied prior  
to the publication hereof.  
74LV74_Q100  
All information provided in this document is subject to legal disclaimers.  
©
Nexperia B.V. 2017. All rights reserved  
Product data sheet  
Rev. 1 — 23 September 2013  
15 of 17  
74LV74-Q100  
Nexperia  
Dual D-type flip-flop with set and reset; positive-edge trigger  
No offer to sell or license — Nothing in this document may be interpreted or  
construed as an offer to sell products that is open for acceptance or the grant,  
conveyance or implication of any license under any copyrights, patents or  
other industrial or intellectual property rights.  
Translations — A non-English (translated) version of a document is for  
reference only. The English version shall prevail in case of any discrepancy  
between the translated and English versions.  
Export control — This document as well as the item(s) described herein  
may be subject to export control regulations. Export might require a prior  
authorization from competent authorities.  
15.4 Trademarks  
Notice: All referenced brands, product names, service names and trademarks  
are the property of their respective owners.  
16. Contact information  
For more information, please visit: http://www.nexperia.com  
For sales office addresses, please send an email to: salesaddresses@nexperia.com  
74LV74_Q100  
All information provided in this document is subject to legal disclaimers.  
©
Nexperia B.V. 2017. All rights reserved  
Product data sheet  
Rev. 1 — 23 September 2013  
16 of 17  
74LV74-Q100  
Nexperia  
Dual D-type flip-flop with set and reset; positive-edge trigger  
17. Contents  
1
2
3
4
General description. . . . . . . . . . . . . . . . . . . . . . 1  
Features and benefits . . . . . . . . . . . . . . . . . . . . 1  
Ordering information. . . . . . . . . . . . . . . . . . . . . 1  
Functional diagram . . . . . . . . . . . . . . . . . . . . . . 2  
5
5.1  
5.2  
Pinning information. . . . . . . . . . . . . . . . . . . . . . 4  
Pinning . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4  
Pin description . . . . . . . . . . . . . . . . . . . . . . . . . 4  
6
Functional description . . . . . . . . . . . . . . . . . . . 5  
Limiting values. . . . . . . . . . . . . . . . . . . . . . . . . . 5  
Recommended operating conditions. . . . . . . . 6  
Static characteristics. . . . . . . . . . . . . . . . . . . . . 7  
Dynamic characteristics . . . . . . . . . . . . . . . . . . 8  
Waveforms . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10  
Package outline . . . . . . . . . . . . . . . . . . . . . . . . 12  
Abbreviations. . . . . . . . . . . . . . . . . . . . . . . . . . 14  
Revision history. . . . . . . . . . . . . . . . . . . . . . . . 14  
7
8
9
10  
11  
12  
13  
14  
15  
Legal information. . . . . . . . . . . . . . . . . . . . . . . 15  
Data sheet status . . . . . . . . . . . . . . . . . . . . . . 15  
Definitions. . . . . . . . . . . . . . . . . . . . . . . . . . . . 15  
Disclaimers. . . . . . . . . . . . . . . . . . . . . . . . . . . 15  
Trademarks. . . . . . . . . . . . . . . . . . . . . . . . . . . 16  
15.1  
15.2  
15.3  
15.4  
16  
17  
Contact information. . . . . . . . . . . . . . . . . . . . . 16  
Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17  
© Nexperia B.V. 2017. All rights reserved  
For more information, please visit: http://www.nexperia.com  
For sales office addresses, please send an email to: salesaddresses@nexperia.com  
Date of release: 23 September 2013  

相关型号:

74LV74PW-T

Dual D-Type Flip-Flop
ETC

74LV74PWDH

Dual D-type flip-flop with set and reset; positive-edge trigger
NXP

74LV74PWDH-T

IC LV/LV-A/LVX/H SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO14, PLASTIC, TSSOP1-14, FF/Latch
NXP

74LV86

Quad 2-input EXCLUSIVE-OR gate
NXP

74LV86A

QUADRUPLE 2-INPUT EXCULSIVE OR GATES
DIODES

74LV86AS14

QUADRUPLE 2-INPUT EXCULSIVE OR GATES
DIODES

74LV86AS14-13

QUADRUPLE 2-INPUT EXCULSIVE OR GATES
DIODES

74LV86AT14

QUADRUPLE 2-INPUT EXCULSIVE OR GATES
DIODES

74LV86AT14-13

QUADRUPLE 2-INPUT EXCULSIVE OR GATES
DIODES

74LV86BQ

Quad 2-input exclusive-OR gate
NXP

74LV86BQ,115

74LV86 - Quad 2-input exclusive-OR gate QFN 14-Pin
NXP

74LV86D

Quad 2-input EXCLUSIVE-OR gate
NXP