74LVC2G02DP-Q100 [NEXPERIA]
Dual 2-input NOR gate;型号: | 74LVC2G02DP-Q100 |
厂家: | Nexperia |
描述: | Dual 2-input NOR gate 光电二极管 逻辑集成电路 |
文件: | 总13页 (文件大小:784K) |
中文: | 中文翻译 | 下载: | 下载PDF数据表文档文件 |
74LVC2G02-Q100
Dual 2-input NOR gate
Rev. 2 — 13 December 2016
Product data sheet
1. General description
The 74LVC2G02-Q100 provides a 2-input NOR gate function.
Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these
devices as translators in a mixed 3.3 V and 5 V environment.
This device is fully specified for partial power-down applications using IOFF. The IOFF
circuitry disables the output, preventing a damaging backflow current through the device
when it is powered down.
This product has been qualified to the Automotive Electronics Council (AEC) standard
Q100 (Grade 1) and is suitable for use in automotive applications.
2. Features and benefits
Automotive product qualification in accordance with AEC-Q100 (Grade 1)
Specified from 40 C to +85 C and from 40 C to +125 C
Wide supply voltage range from 1.65 V to 5.5 V
5 V tolerant outputs for interfacing with 5 V logic
High noise immunity
24 mA output drive (VCC = 3.0 V)
CMOS low power consumption
Complies with JEDEC standard:
JESD8-7 (1.65 V to 1.95 V)
JESD8-5 (2.3 V to 2.7 V)
JESD8-B/JESD36 (2.7 V to 3.6 V)
Latch-up performance exceeds 250 mA
Direct interface with TTL levels
Inputs accept voltages up to 5 V
ESD protection:
MIL-STD-883, method 3015 exceeds 2000 V
HBM JESD22-A114F exceeds 2000 V
MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0 )
Multiple package options
74LVC2G02-Q100
Nexperia
Dual 2-input NOR gate
3. Ordering information
Table 1.
Ordering information
Type number
Package
Temperature range Name
Description
Version
74LVC2G02DP-Q100 40 C to +125 C
TSSOP8
plastic thin shrink small outline package; 8 leads;
body width 3 mm; lead length 0.5 mm
SOT505-2
74LVC2G02DC-Q100 40 C to +125 C
VSSOP8 plastic very thin shrink small outline package;
8 leads; body width 2.3 mm
SOT765-1
4. Marking
Table 2.
Marking codes
Type number
Marking code[1]
74LVC2G02DP-Q100
74LVC2G02DC-Q100
V02
V02
[1] The pin 1 indicator is located on the lower left corner of the device, below the marking code.
5. Functional diagram
ꢀ
ꢀ$
ꢀ<
ꢀ%
%
$
ꢁ$
ꢁ%
ꢀ
ꢁ<
<
PQDꢁꢀꢄ
ꢀꢀꢁDDKꢂꢃꢀ
ꢀꢀꢁDDKꢂꢃꢁ
Fig 1. Logic symbol
Fig 2. IEC logic symbol
Fig 3. Logic diagram (one gate)
6. Pinning information
6.1 Pinning
ꢀꢁ/9&ꢂ*ꢃꢂꢄ4ꢅꢃꢃ
ꢀ
ꢁ
ꢂ
ꢃ
ꢆ
ꢇ
ꢄ
ꢅ
ꢀ$
ꢀ%
9
&&
ꢀ<
ꢁ%
ꢁ$
ꢁ<
*1'
DDDꢅꢀꢀꢆꢇꢆꢁ
Fig 4. Pin configuration SOT505-2 and SOT765-1
74LVC2G02_Q100
All information provided in this document is subject to legal disclaimers.
©
Nexperia B.V. 2017. All rights reserved
Product data sheet
Rev. 2 — 13 December 2016
2 of 13
74LVC2G02-Q100
Nexperia
Dual 2-input NOR gate
6.2 Pin description
Table 3.
Symbol
1A, 2A
1B, 2B
GND
Pin description
Pin
1, 5
2, 6
4
Description
data input
data input
ground (0 V)
data output
supply voltage
1Y, 2Y
VCC
7, 3
8
7. Functional description
Table 4.
Function table[1]
Input
nA
L
Output
nB
L
nY
H
L
X
H
H
X
L
[1] H = HIGH voltage level; L = LOW voltage level; X = don’t care.
8. Limiting values
Table 5.
Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).
Symbol
VCC
VI
Parameter
Conditions
Min
0.5
0.5
0.5
0.5
50
-
Max
+6.5
+6.5
VCC + 0.5
+6.5
-
Unit
V
supply voltage
input voltage
output voltage
[1]
[1]
V
VO
Active mode
V
[1][2]
Power-down mode
VI < 0 V
V
IIK
input clamping current
output clamping current
output current
mA
mA
mA
mA
mA
C
IOK
IO
VO < 0 V or VO > VCC
VO = 0 V to VCC
50
-
50
ICC
IGND
Tstg
Ptot
supply current
-
100
ground current
100
65
-
-
storage temperature
total power dissipation
+150
300
[3]
Tamb = 40 C to +125 C
mW
[1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
[2] When VCC = 0 V (Power-down mode), the output voltage can be 5.5 V in normal condition.
[3] For TSSOP8 package: above 55 C the value of Ptot derates linearly with 2.5 mW/K.
For VSSOP8 package: above 110 C the value of Ptot derates linearly with 8 mW/K.
74LVC2G02_Q100
All information provided in this document is subject to legal disclaimers.
©
Nexperia B.V. 2017. All rights reserved
Product data sheet
Rev. 2 — 13 December 2016
3 of 13
74LVC2G02-Q100
Nexperia
Dual 2-input NOR gate
9. Recommended operating conditions
Table 6.
Symbol
VCC
Operating conditions
Parameter
Conditions
Min
Max
5.5
Unit
V
supply voltage
input voltage
1.65
VI
0
0
5.5
V
VO
output voltage
Active mode
VCC
5.5
V
Power-down mode
0
V
Tamb
ambient temperature
40
-
+125
20
C
ns/V
ns/V
t/V
input transition rise and fall rate
VCC = 1.65 V to 2.7 V
VCC = 2.7 V to 5.5 V
-
10
10. Static characteristics
Table 7.
Static characteristics
At recommended operating conditions; voltages are referenced to GND (ground = 0 V).
Symbol Parameter
Conditions
Min
Typ[1]
Max
Unit
Tamb = 40 C to +85 C
VIH
HIGH-level input voltage
VCC = 1.65 V to 1.95 V
VCC = 2.3 V to 2.7 V
VCC = 2.7 V to 3.6 V
0.65 VCC
-
-
-
-
-
-
-
-
-
V
V
V
V
V
V
V
V
1.7
-
2.0
-
V
CC = 4.5 V to 5.5 V
0.7 VCC
-
VIL
LOW-level input voltage
VCC = 1.65 V to 1.95 V
VCC = 2.3 V to 2.7 V
VCC = 2.7 V to 3.6 V
VCC = 4.5 V to 5.5 V
-
-
-
-
0.35 VCC
0.7
0.8
0.3 VCC
VOH
HIGH-level output voltage VI = VIH or VIL
IO = 100 A; VCC = 1.65 V to 5.5 V
VCC 0.1
1.2
-
-
-
-
-
-
-
V
V
V
V
V
V
IO = 4 mA; VCC = 1.65 V
IO = 8 mA; VCC = 2.3 V
IO = 12 mA; VCC = 2.7 V
IO = 24 mA; VCC = 3.0 V
IO = 32 mA; VCC = 4.5 V
1.53
2.13
2.50
2.60
4.10
1.9
2.2
2.3
3.8
VOL
LOW-level output voltage VI = VIH or VIL
IO = 100 A; VCC = 1.65 V to 5.5 V
IO = 4 mA; VCC = 1.65 V
IO = 8 mA; VCC = 2.3 V
-
-
-
-
-
-
-
0.1
0.45
0.3
V
V
V
V
V
V
0.08
0.14
0.19
0.37
0.43
IO = 12 mA; VCC = 2.7 V
IO = 24 mA; VCC = 3.0 V
IO = 32 mA; VCC = 4.5 V
0.4
0.55
0.55
74LVC2G02_Q100
All information provided in this document is subject to legal disclaimers.
©
Nexperia B.V. 2017. All rights reserved
Product data sheet
Rev. 2 — 13 December 2016
4 of 13
74LVC2G02-Q100
Nexperia
Dual 2-input NOR gate
Table 7.
Static characteristics …continued
At recommended operating conditions; voltages are referenced to GND (ground = 0 V).
Symbol Parameter
Conditions
Min
Typ[1]
0.1
0.1
0.1
Max
1
2
4
Unit
A
II
input leakage current
VI = 5.5 V or GND; VCC = 0 V to 5.5 V
-
-
-
IOFF
ICC
power-off leakage current VI or VO = 5.5 V; VCC = 0 V
A
supply current
VI = 5.5 V or GND;
A
VCC = 1.65 V to 5.5 V; IO = 0 A
ICC
additional supply current
per pin; VI = VCC 0.6 V; IO = 0 A;
-
-
5
500
-
A
V
CC = 2.3 V to 5.5 V
CI
input capacitance
2.5
pF
Tamb = 40 C to +125 C
VIH HIGH-level input voltage
VCC = 1.65 V to 1.95 V
VCC = 2.3 V to 2.7 V
VCC = 2.7 V to 3.6 V
VCC = 4.5 V to 5.5 V
VCC = 1.65 V to 1.95 V
VCC = 2.3 V to 2.7 V
VCC = 2.7 V to 3.6 V
VCC = 4.5 V to 5.5 V
0.65 VCC
-
-
-
-
-
-
-
-
-
V
V
V
V
V
V
V
V
1.7
-
2.0
-
0.7 VCC
-
VIL
LOW-level input voltage
-
-
-
-
0.35 VCC
0.7
0.8
0.3 VCC
VOH
HIGH-level output voltage VI = VIH or VIL
IO = 100 A; VCC = 1.65 V to 5.5 V
VCC 0.1
0.95
1.7
-
-
-
-
-
-
-
-
-
-
-
-
V
V
V
V
V
V
IO = 4 mA; VCC = 1.65 V
IO = 8 mA; VCC = 2.3 V
IO = 12 mA; VCC = 2.7 V
IO = 24 mA; VCC = 3.0 V
IO = 32 mA; VCC = 4.5 V
1.9
2.0
3.4
VOL
LOW-level output voltage VI = VIH or VIL
IO = 100 A; VCC = 1.65 V to 5.5 V
IO = 4 mA; VCC = 1.65 V
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
0.1
0.70
0.45
0.60
0.80
0.80
1
V
V
IO = 8 mA; VCC = 2.3 V
V
IO = 12 mA; VCC = 2.7 V
V
IO = 24 mA; VCC = 3.0 V
V
IO = 32 mA; VCC = 4.5 V
V
II
input leakage current
VI = 5.5 V or GND; VCC = 0 V to 5.5 V
A
A
A
IOFF
ICC
power-off leakage current VI or VO = 5.5 V; VCC = 0 V
2
supply current
VI = 5.5 V or GND;
4
VCC = 1.65 V to 5.5 V; IO = 0 A
ICC
additional supply current
per pin; VI = VCC 0.6 V; IO = 0 A;
-
-
500
A
V
CC = 2.3 V to 5.5 V
[1] All typical values are measured at Tamb = 25 C.
74LVC2G02_Q100
All information provided in this document is subject to legal disclaimers.
©
Nexperia B.V. 2017. All rights reserved
Product data sheet
Rev. 2 — 13 December 2016
5 of 13
74LVC2G02-Q100
Nexperia
Dual 2-input NOR gate
11. Dynamic characteristics
Table 8.
Dynamic characteristics
Voltages are referenced to GND (ground 0 V); for test circuit see Figure 6.
Symbol Parameter Conditions 40 C to +85 C
40 C to +125 C Unit
Min
Typ[1]
Max
Min
Max
[2]
tpd
propagation delay nA, nB to nY; see Figure 5
VCC = 1.65 V to 1.95 V
VCC = 2.3 V to 2.7 V
1.2
0.8
0.8
0.6
0.6
-
3.8
2.4
3.2
2.4
1.8
14
8.9
5.4
6.0
4.9
4.3
-
1.2
0.8
0.8
0.6
0.6
-
11.2
6.8
7.5
6.2
5.5
-
ns
ns
ns
ns
ns
pF
VCC = 2.7 V
VCC = 3.0 V to 3.6 V
VCC = 4.5 V to 5.5 V
[3]
CPD
power dissipation per gate; VI = GND to VCC
capacitance
[1] Typical values are measured at nominal VCC and at Tamb = 25 C.
[2] tpd is the same as tPLH and tPHL
.
[3] CPD is used to determine the dynamic power dissipation (PD in W).
PD = CPD VCC2 fi N + (CL VCC2 fo) where:
fi = input frequency in MHz;
fo = output frequency in MHz;
CL = output load capacitance in pF;
VCC = supply voltage in V;
N = number of inputs switching;
(CL VCC2 fo) = sum of outputs.
12. Waveforms
9
,
9
0
Q$ꢈꢉQ%ꢉLQSXW
Q<ꢉRXWSXW
*1'
W
W
3/+
3+/
9
2+
9
0
ꢀꢀꢁDDHꢈꢂꢇ
9
2/
Measurement points are given in Table 9.
VOL and VOH are typical output voltage levels that occur with the output load.
Fig 5. Input (nA, nB) to output (nY) propagation delays
74LVC2G02_Q100
All information provided in this document is subject to legal disclaimers.
©
Nexperia B.V. 2017. All rights reserved
Product data sheet
Rev. 2 — 13 December 2016
6 of 13
74LVC2G02-Q100
Nexperia
Dual 2-input NOR gate
Table 9.
Measurement points
Supply voltage
VCC
Input
Output
VM
VM
1.65 V to 1.95 V
2.3 V to 2.7 V
2.7 V
0.5 VCC
0.5 VCC
1.5 V
0.5 VCC
0.5 VCC
1.5 V
3.0 V to 3.6 V
4.5 V to 5.5 V
1.5 V
1.5 V
0.5 VCC
0.5 VCC
W
:
9
,
ꢌꢊꢉꢋ
QHJDWLYHꢉ
SXOVH
9
9
9
9
0
ꢀꢊꢉꢋ
0
ꢊꢉ9
W
W
U
I
W
W
I
U
9
,
ꢌꢊꢉꢋ
SRVLWLYHꢉ
SXOVH
0
0
ꢀꢊꢉꢋ
ꢊꢉ9
W
:
9
(;7
9
&&
5
/
9
9
2
,
38/6(ꢉ
*(1(5$725
'87
5
7
&
/
5
/
ꢀꢀꢁDDHꢇꢉꢄ
Test data is given in Table 10.
Definitions for test circuit:
RL = Load resistor.
CL = Load capacitance including jig and probe capacitance.
RT = Termination resistance should be equal to output impedance Zo of the pulse generator.
VEXT = Test voltage for switching times.
Fig 6. Test circuit for measuring switching times
Table 10. Test data
Supply voltage
VCC
Input
VI
Load
CL
VEXT
tr, tf
RL
tPLH, tPHL
open
1.65 V to 1.95 V
2.3 V to 2.7 V
2.7 V
VCC
VCC
2.7 V
2.7 V
VCC
2.0 ns
2.0 ns
2.5 ns
2.5 ns
2.5 ns
30 pF
30 pF
50 pF
50 pF
50 pF
1 k
500
500
500
500
open
open
3.0 V to 3.6 V
4.5 V to 5.5 V
open
open
74LVC2G02_Q100
All information provided in this document is subject to legal disclaimers.
©
Nexperia B.V. 2017. All rights reserved
Product data sheet
Rev. 2 — 13 December 2016
7 of 13
74LVC2G02-Q100
Nexperia
Dual 2-input NOR gate
13. Package outline
76623ꢋꢌꢆSODVWLFꢆWKLQꢆVKULQNꢆVPDOOꢆRXWOLQHꢆSDFNDJHꢍꢆꢋꢆOHDGVꢍꢆERG\ꢆZLGWKꢆꢈꢆPPꢍꢆOHDGꢆOHQJWKꢆꢃꢇꢎꢆPPꢆ
627ꢎꢃꢎꢄꢂꢆ
'ꢉ
(ꢉ
$ꢉ
;ꢉ
Fꢉ
+
Yꢉ 0ꢉ
\ꢉ
$ꢉ
(ꢉ
=ꢉ
ꢅꢉ
ꢆꢉ
$
ꢁꢉ
$ꢉ
ꢏ$ ꢐꢉ
ꢂ
$
ꢀꢉ
SLQꢉꢀꢉLQGH[ꢉ
șꢉ
/
Sꢉ
/ꢉ
GHWDLOꢉ;ꢉ
ꢀꢉ
ꢃꢉ
Hꢉ
Zꢉ 0ꢉ
E
Sꢉ
ꢊꢉ
ꢁꢍꢅꢉ
ꢅꢉPPꢉ
VFDOHꢉ
',0(16,216ꢆꢉPPꢆDUHꢆWKHꢆRULJLQDOꢆGLPHQVLRQVꢊꢆ
$ꢆ
ꢉꢅꢊꢆ
ꢉꢅꢊꢆ
ꢉꢅꢊꢆ
$
$
$
E
Fꢆ
'
(
Hꢆ
+
/ꢆ
ꢊꢍꢅꢉ
/
81,7ꢆ
Yꢆ
Zꢆ
\ꢆ
ꢊꢍꢀꢉ
=
șꢉ
ꢅꢆ
ꢂꢆ
ꢈꢆ
Sꢆ
(ꢆ
Sꢆ
PD[ꢇꢆ
ꢊꢍꢀꢅꢉ ꢊꢍꢌꢅꢉ
ꢊꢍꢊꢊꢉ ꢊꢍꢇꢅꢉ
ꢊꢍꢂꢆꢉ ꢊꢍꢀꢆꢉ
ꢊꢍꢁꢁꢉ ꢊꢍꢊꢆꢉ
ꢂꢍꢀꢉ
ꢁꢍꢌꢉ
ꢂꢍꢀꢉ
ꢁꢍꢌꢉ
ꢃꢍꢀꢉ
ꢂꢍꢌꢉ
ꢊꢍꢃꢇꢉ
ꢊꢍꢂꢂꢉ
ꢊꢍꢇꢊꢉ
ꢊꢍꢂꢅꢉ
ꢆꢉ
ꢊꢉ
PPꢉ
ꢀꢍꢀꢉ
ꢊꢍꢄꢅꢉ
ꢊꢍꢁꢉ ꢊꢍꢀꢂꢉ
ꢊꢍꢁꢅꢉ
1RWHꢆ
ꢀꢍꢉ3ODVWLFꢉRUꢉPHWDOꢉSURWUXVLRQVꢉRIꢉꢊꢍꢀꢅꢉPPꢉPD[LPXPꢉSHUꢉVLGHꢉDUHꢉQRWꢉLQFOXGHGꢍꢉ
ꢆ5()(5(1&(6ꢆ
ꢆ-('(&ꢆ ꢆ-(,7$ꢆ
ꢎꢉꢎꢉꢉꢎꢉ
287/,1(ꢆ
9(56,21ꢆ
(8523($1ꢆ
352-(&7,21ꢆ
,668(ꢆ'$7(ꢆ
ꢆ,(&ꢆ
ꢊꢁꢎꢊꢀꢎꢀꢄꢉ
ꢉ627ꢅꢊꢅꢎꢁꢉ
Fig 7. Package outline SOT505-2 (TSSOP8)
74LVC2G02_Q100
All information provided in this document is subject to legal disclaimers.
©
Nexperia B.V. 2017. All rights reserved
Product data sheet
Rev. 2 — 13 December 2016
8 of 13
74LVC2G02-Q100
Nexperia
Dual 2-input NOR gate
96623ꢋꢌꢆSODVWLFꢆYHU\ꢆWKLQꢆVKULQNꢆVPDOOꢆRXWOLQHꢆSDFNDJHꢍꢆꢋꢆOHDGVꢍꢆERG\ꢆZLGWKꢆꢂꢇꢈꢆPP
627ꢀꢏꢎꢄꢅ
'
(
$
;
F
\
+
(
Y
$
=
ꢅ
ꢆ
4
$
ꢁ
$
$
ꢏ$ ꢐ
ꢂ
ꢀ
SLQꢉꢀꢉLQGH[
ș
/
S
GHWDLOꢉ;
ꢀ
ꢃ
/
H
Z
E
S
ꢊ
ꢅꢉPP
VFDOH
'LPHQVLRQVꢉꢏPPꢉDUHꢉWKHꢉRULJLQDOꢉGLPHQVLRQVꢐ
$
ꢏꢀꢐ
ꢏꢁꢐ
ꢏꢀꢐ
8QLW
$
$
$
E
F
'
(
H
+
(
/
/
S
4
Y
Z
\
=
ș
ꢀ
ꢁ
ꢂ
S
PD[ꢍ
PD[
PP QRP
PLQ
ꢊꢍꢀꢅ ꢊꢍꢆꢅ
ꢊꢍꢊꢊ ꢊꢍꢄꢊ
ꢊꢍꢁꢇ ꢊꢍꢁꢂ ꢁꢍꢀ ꢁꢍꢃ
ꢊꢍꢀꢇ ꢊꢍꢊꢆ ꢀꢍꢌ ꢁꢍꢁ
ꢂꢍꢁ
ꢂꢍꢊ
ꢊꢍꢃꢊ ꢊꢍꢁꢀ
ꢊꢍꢀꢅ ꢊꢍꢀꢌ
ꢊꢍꢃ
ꢆ
ꢊ
ꢀ
ꢊꢍꢀꢁ
ꢊꢍꢅ
ꢊꢍꢃ
ꢊꢍꢁ ꢊꢍꢊꢆ ꢊꢍꢀ
ꢊꢍꢀ
1RWH
ꢀꢍꢉ3ODVWLFꢉRUꢉPHWDOꢉSURWUXVLRQVꢉRIꢉꢊꢍꢀꢅꢉPPꢉPD[LPXPꢉSHUꢉVLGHꢉDUHꢉQRWꢉLQFOXGHGꢍ
ꢁꢍꢉ3ODVWLFꢉRUꢉPHWDOꢉSURWUXVLRQVꢉRIꢉꢊꢍꢁꢅꢉPPꢉPD[LPXPꢉSHUꢉVLGHꢉDUHꢉQRWꢉLQFOXGHGꢍ
VRWꢂꢆꢄꢅꢁBSR
,VVXHꢉGDWH
5HIHUHQFHV
2XWOLQH
YHUVLRQ
(XURSHDQ
SURMHFWLRQ
,(&
-('(&
-(,7$
ꢊꢇꢎꢊꢄꢎꢊꢁ
ꢀꢄꢎꢊꢅꢎꢂꢀ
627ꢇꢄꢅꢎꢀ
02ꢎꢀꢆꢇ
Fig 8. Package outline SOT765-1 (VSSOP8)
74LVC2G02_Q100
All information provided in this document is subject to legal disclaimers.
©
Nexperia B.V. 2017. All rights reserved
Product data sheet
Rev. 2 — 13 December 2016
9 of 13
74LVC2G02-Q100
Nexperia
Dual 2-input NOR gate
14. Abbreviations
Table 11. Abbreviations
Acronym
CMOS
DUT
Description
Complementary Metal-Oxide Semiconductor
Device Under Test
ESD
ElectroStatic Discharge
Human Body Model
HBM
MM
Machine Model
MIL
Military
TTL
Transistor-Transistor Logic
15. Revision history
Table 12. Revision history
Document ID
Release date
20161213
Data sheet status
Change notice
Supersedes
74LVC2G02_Q100 v.2
Modifications:
Product data sheet
-
74LVC2G02_Q100 v.1
• Table 7: The maximum limits for leakage current and supply current have changed.
20130226 Product data sheet
74LVC2G02_Q100 v.1
-
-
74LVC2G02_Q100
All information provided in this document is subject to legal disclaimers.
©
Nexperia B.V. 2017. All rights reserved
Product data sheet
Rev. 2 — 13 December 2016
10 of 13
74LVC2G02-Q100
Nexperia
Dual 2-input NOR gate
16. Legal information
16.1 Data sheet status
Document status[1][2]
Product status[3]
Development
Definition
Objective [short] data sheet
This document contains data from the objective specification for product development.
This document contains data from the preliminary specification.
This document contains the product specification.
Preliminary [short] data sheet Qualification
Product [short] data sheet Production
[1]
[2]
[3]
Please consult the most recently issued document before initiating or completing a design.
The term ‘short data sheet’ is explained in section “Definitions”.
The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status
information is available on the Internet at URL http://www.nexperia.com.
Suitability for use in automotive applications — This Nexperia
product has been qualified for use in automotive
16.2 Definitions
applications. Unless otherwise agreed in writing, the product is not designed,
authorized or warranted to be suitable for use in life support, life-critical or
safety-critical systems or equipment, nor in applications where failure or
malfunction of a Nexperia product can reasonably be expected
to result in personal injury, death or severe property or environmental
damage. Nexperia and its suppliers accept no liability for
inclusion and/or use of Nexperia products in such equipment or
applications and therefore such inclusion and/or use is at the customer's own
risk.
Draft — The document is a draft version only. The content is still under
internal review and subject to formal approval, which may result in
modifications or additions. Nexperia does not give any
representations or warranties as to the accuracy or completeness of
information included herein and shall have no liability for the consequences of
use of such information.
Short data sheet — A short data sheet is an extract from a full data sheet
with the same product type number(s) and title. A short data sheet is intended
for quick reference only and should not be relied upon to contain detailed and
full information. For detailed and full information see the relevant full data
sheet, which is available on request via the local Nexperia sales
office. In case of any inconsistency or conflict with the short data sheet, the
full data sheet shall prevail.
Applications — Applications that are described herein for any of these
products are for illustrative purposes only. Nexperia makes no
representation or warranty that such applications will be suitable for the
specified use without further testing or modification.
Customers are responsible for the design and operation of their applications
and products using Nexperia products, and Nexperia
Product specification — The information and data provided in a Product
data sheet shall define the specification of the product as agreed between
Nexperia and its customer, unless Nexperia and
customer have explicitly agreed otherwise in writing. In no event however,
shall an agreement be valid in which the Nexperia product is
deemed to offer functions and qualities beyond those described in the
Product data sheet.
accepts no liability for any assistance with applications or customer product
design. It is customer’s sole responsibility to determine whether the Nexperia
product is suitable and fit for the customer’s applications and
products planned, as well as for the planned application and use of
customer’s third party customer(s). Customers should provide appropriate
design and operating safeguards to minimize the risks associated with their
applications and products.
Nexperia does not accept any liability related to any default,
16.3 Disclaimers
damage, costs or problem which is based on any weakness or default in the
customer’s applications or products, or the application or use by customer’s
third party customer(s). Customer is responsible for doing all necessary
testing for the customer’s applications and products using Nexperia
products in order to avoid a default of the applications and
Limited warranty and liability — Information in this document is believed to
be accurate and reliable. However, Nexperia does not give any
representations or warranties, expressed or implied, as to the accuracy or
completeness of such information and shall have no liability for the
consequences of use of such information. Nexperia takes no
responsibility for the content in this document if provided by an information
source outside of Nexperia.
the products or of the application or use by customer’s third party
customer(s). Nexperia does not accept any liability in this respect.
Limiting values — Stress above one or more limiting values (as defined in
the Absolute Maximum Ratings System of IEC 60134) will cause permanent
damage to the device. Limiting values are stress ratings only and (proper)
operation of the device at these or any other conditions above those given in
the Recommended operating conditions section (if present) or the
Characteristics sections of this document is not warranted. Constant or
repeated exposure to limiting values will permanently and irreversibly affect
the quality and reliability of the device.
In no event shall Nexperia be liable for any indirect, incidental,
punitive, special or consequential damages (including - without limitation - lost
profits, lost savings, business interruption, costs related to the removal or
replacement of any products or rework charges) whether or not such
damages are based on tort (including negligence), warranty, breach of
contract or any other legal theory.
Notwithstanding any damages that customer might incur for any reason
whatsoever, Nexperia’s aggregate and cumulative liability towards
customer for the products described herein shall be limited in accordance
with the Terms and conditions of commercial sale of Nexperia.
Terms and conditions of commercial sale — Nexperia
products are sold subject to the general terms and conditions of commercial
sale, as published at http://www.nexperia.com/profile/terms, unless otherwise
agreed in a valid written individual agreement. In case an individual
agreement is concluded only the terms and conditions of the respective
agreement shall apply. Nexperia hereby expressly objects to
applying the customer’s general terms and conditions with regard to the
purchase of Nexperia products by customer.
Right to make changes — Nexperia reserves the right to make
changes to information published in this document, including without
limitation specifications and product descriptions, at any time and without
notice. This document supersedes and replaces all information supplied prior
to the publication hereof.
74LVC2G02_Q100
All information provided in this document is subject to legal disclaimers.
©
Nexperia B.V. 2017. All rights reserved
Product data sheet
Rev. 2 — 13 December 2016
11 of 13
74LVC2G02-Q100
Nexperia
Dual 2-input NOR gate
No offer to sell or license — Nothing in this document may be interpreted or
construed as an offer to sell products that is open for acceptance or the grant,
conveyance or implication of any license under any copyrights, patents or
other industrial or intellectual property rights.
Translations — A non-English (translated) version of a document is for
reference only. The English version shall prevail in case of any discrepancy
between the translated and English versions.
Export control — This document as well as the item(s) described herein
may be subject to export control regulations. Export might require a prior
authorization from competent authorities.
16.4 Trademarks
Notice: All referenced brands, product names, service names and trademarks
are the property of their respective owners.
17. Contact information
For more information, please visit: http://www.nexperia.com
For sales office addresses, please send an email to: salesaddresses@nexperia.com
74LVC2G02_Q100
All information provided in this document is subject to legal disclaimers.
©
Nexperia B.V. 2017. All rights reserved
Product data sheet
Rev. 2 — 13 December 2016
12 of 13
74LVC2G02-Q100
Nexperia
Dual 2-input NOR gate
18. Contents
1
2
3
4
5
General description. . . . . . . . . . . . . . . . . . . . . . 1
Features and benefits . . . . . . . . . . . . . . . . . . . . 1
Ordering information. . . . . . . . . . . . . . . . . . . . . 2
Marking. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2
Functional diagram . . . . . . . . . . . . . . . . . . . . . . 2
6
6.1
6.2
Pinning information. . . . . . . . . . . . . . . . . . . . . . 2
Pinning . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2
Pin description . . . . . . . . . . . . . . . . . . . . . . . . . 3
7
Functional description . . . . . . . . . . . . . . . . . . . 3
Limiting values. . . . . . . . . . . . . . . . . . . . . . . . . . 3
Recommended operating conditions. . . . . . . . 4
Static characteristics. . . . . . . . . . . . . . . . . . . . . 4
Dynamic characteristics . . . . . . . . . . . . . . . . . . 6
Waveforms . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
Package outline . . . . . . . . . . . . . . . . . . . . . . . . . 8
Abbreviations. . . . . . . . . . . . . . . . . . . . . . . . . . 10
Revision history. . . . . . . . . . . . . . . . . . . . . . . . 10
8
9
10
11
12
13
14
15
16
Legal information. . . . . . . . . . . . . . . . . . . . . . . 11
Data sheet status . . . . . . . . . . . . . . . . . . . . . . 11
Definitions. . . . . . . . . . . . . . . . . . . . . . . . . . . . 11
Disclaimers. . . . . . . . . . . . . . . . . . . . . . . . . . . 11
Trademarks. . . . . . . . . . . . . . . . . . . . . . . . . . . 12
16.1
16.2
16.3
16.4
17
18
Contact information. . . . . . . . . . . . . . . . . . . . . 12
Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
© Nexperia B.V. 2017. All rights reserved
For more information, please visit: http://www.nexperia.com
For sales office addresses, please send an email to: salesaddresses@nexperia.com
Date of release: 13 December 2016
相关型号:
74LVC2G02GF
LVC/LCX/Z SERIES, DUAL 2-INPUT NOR GATE, PDSO8, 1.35 X 1 MM, 0.50 MM HEIGHT, MO-252, SOT-1089, SON-8
NXP
74LVC2G02GN
LVC/LCX/Z SERIES, DUAL 2-INPUT NOR GATE, PDSO8, 1.20 X 1 MM, 0.35 MM HEIGHT, SOT-1116, SON-8
NXP
74LVC2G02GS
LVC/LCX/Z SERIES, DUAL 2-INPUT NOR GATE, PDSO8, 1.35 X 1 MM, 0.35 MM HEIGHT, 0.35 MM PITCH, SOT-1203, SON-8
NXP
©2020 ICPDF网 联系我们和版权申明