HEF4053B-Q100 [NEXPERIA]

Triple single-pole double-throw analog switch;
HEF4053B-Q100
型号: HEF4053B-Q100
厂家: Nexperia    Nexperia
描述:

Triple single-pole double-throw analog switch

文件: 总19页 (文件大小:775K)
中文:  中文翻译
下载:  下载PDF数据表文档文件
HEF4053B-Q100  
Triple single-pole double-throw analog switch  
Rev. 2 — 11 September 2014  
Product data sheet  
1. General description  
The HEF4053B-Q100 is a triple single-pole double-throw (SPDT) analog switch, suitable  
for use as an analog or digital multiplexer/demultiplexer. Each switch has a digital select  
input (Sn), two independent inputs/outputs (nY0 and nY1) and a common input/output  
(nZ). All three switches share an enable input (E). A HIGH on E causes all switches into  
the high-impedance OFF-state, independent of Sn.  
VDD and VSS are the supply voltage connections for the digital control inputs (Sn and E).  
The VDD to VSS range is 3 V to 15 V. The analog inputs/outputs (nY0, nY1 and nZ) can  
swing between VDD as a positive limit and VEE as a negative limit. VDD VEE may not  
exceed 15 V. Unused inputs must be connected to VDD, VSS, or another input. For  
operation as a digital multiplexer/demultiplexer, VEE is connected to VSS (typically  
ground). VEE and VSS are the supply voltage connections for the switches.  
This product has been qualified to the Automotive Electronics Council (AEC) standard  
Q100 (Grade 1) and is suitable for use in automotive applications.  
2. Features and benefits  
Automotive product qualification in accordance with AEC-Q100 (Grade 1)  
Specified from 40 C to +85 C and from 40 C to +125 C  
Fully static operation  
5 V, 10 V, and 15 V parametric ratings  
Standardized symmetrical output characteristics  
ESD protection:  
MIL-STD-883, method 3015 exceeds 2000 V  
HBM JESD22-A114F exceeds 2000 V  
MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0 )  
Complies with JEDEC standard JESD 13-B  
3. Applications  
Analog multiplexing and demultiplexing  
Digital multiplexing and demultiplexing  
Signal gating  
HEF4053B-Q100  
Nexperia  
Triple single-pole double-throw analog switch  
4. Ordering information  
Table 1.  
Ordering information  
All types operate from 40 C to +125 C.  
Type number  
Package  
Name  
Description  
Version  
HEF4053BT-Q100 SO16  
plastic small outline package; 16 leads; body width 3.9 mm  
SOT109-1  
SOT403-1  
HEF4053BTT-Q100 TSSOP16  
plastic thin shrink small outline package; 16 leads; body width 4.4 mm  
5. Functional diagram  
E
6
V
DD  
16  
13 1Y1  
12 1Y0  
14 1Z  
LOGIC  
LEVEL  
CONVERSION  
S1 11  
DECODER  
1
2
2Y1  
2Y0  
LOGIC  
LEVEL  
S2 10  
CONVERSION  
ꢀꢀ  
ꢀꢁ  
6ꢀ  
6ꢂ  
6ꢃ  
ꢀ<ꢁ  
ꢀ<ꢀ  
ꢀ=  
ꢀꢂ  
ꢀꢃ  
ꢀꢇ  
15 2Z  
3
5
4
3Y1  
ꢂ<ꢁ  
ꢂ<ꢀ  
ꢂ=  
LOGIC  
LEVEL  
CONVERSION  
S3  
9
3Y0  
3Z  
ꢀꢆ  
ꢃ<ꢁ  
ꢃ<ꢀ  
ꢃ=  
(
8
7
V
V
EE  
001aae124  
SS  
ꢀꢀꢁDDHꢁꢂꢃ  
Fig 1. Logic symbol  
Fig 2. Functional diagram  
HEF4053B_Q100  
All information provided in this document is subject to legal disclaimers.  
©
Nexperia B.V. 2017. All rights reserved  
Product data sheet  
Rev. 2 — 11 September 2014  
2 of 19  
HEF4053B-Q100  
Nexperia  
Triple single-pole double-throw analog switch  
nZ  
nY1  
LEVEL  
CONVERTER  
Sn  
nY0  
LEVEL  
CONVERTER  
E
to other multiplexers/demultiplexers  
001aae645  
Fig 3. Logic diagram (one multiplexer/demultiplexer)  
nYn  
V
V
DD  
DD  
V
EE  
nZ  
from decoder  
and enable logic  
001aae644  
Fig 4. Schematic diagram (one switch)  
6. Pinning information  
6.1 Pinning  
+()ꢀꢁꢂꢃ%ꢄ4ꢅꢁꢁ  
ꢀꢅ  
ꢀꢆ  
ꢀꢇ  
ꢀꢃ  
ꢀꢂ  
ꢀꢀ  
ꢀꢁ  
ꢂ<ꢀ  
ꢂ<ꢁ  
ꢃ<ꢀ  
ꢃ=  
9
''  
ꢂ=  
+()ꢀꢁꢂꢃ%ꢄ4ꢅꢁꢁ  
ꢀ=  
ꢀꢅ  
ꢀꢆ  
ꢀꢇ  
ꢀꢃ  
ꢀꢂ  
ꢀꢀ  
ꢀꢁ  
ꢂ<ꢀ  
ꢂ<ꢁ  
ꢃ<ꢀ  
ꢃ=  
9
''  
ꢂ=  
ꢀ<ꢀ  
ꢀ<ꢁ  
6ꢀ  
ꢀ=  
ꢃ<ꢁ  
(
ꢀ<ꢀ  
ꢀ<ꢁ  
6ꢀ  
ꢃ<ꢁ  
(
9
((  
9
66  
6ꢂ  
9
((  
9
66  
6ꢂ  
6ꢃ  
6ꢃ  
DDDꢄꢀꢀꢅꢆꢃꢇ  
DDDꢄꢀꢀꢅꢆꢅꢀ  
Fig 5. Pin configuration for SOT109-1 (SO16)  
Fig 6. Pin configuration for SOT403-1 (TSSOP16)  
HEF4053B_Q100  
All information provided in this document is subject to legal disclaimers.  
©
Nexperia B.V. 2017. All rights reserved  
Product data sheet  
Rev. 2 — 11 September 2014  
3 of 19  
HEF4053B-Q100  
Nexperia  
Triple single-pole double-throw analog switch  
6.2 Pin description  
Table 2.  
Symbol  
E
Pin description  
Pin  
Description  
6
enable input (active LOW)  
supply voltage  
VEE  
7
VSS  
8
ground supply voltage  
select input  
S1, S2, S3  
1Y0, 2Y0, 3Y0  
1Y1, 2Y1, 3Y1  
1Z, 2Z, 3Z  
VDD  
11, 10, 9  
12, 2, 5  
13, 1, 3  
14, 15, 4  
16  
independent input or output  
independent input or output  
independent output or input  
supply voltage  
7. Functional description  
Table 3.  
Function table [1]  
Inputs  
Channel on  
E
L
Sn  
L
nY0 to nZ  
L
H
nY1 to nZ  
H
X
switches OFF  
[1] H = HIGH voltage level; L = LOW voltage level; X = don’t care.  
8. Limiting values  
Table 4.  
Limiting values  
In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to VSS = 0 V (ground).  
Symbol  
VDD  
Parameter  
Conditions  
Min  
0.5  
18  
-
Max  
+18  
+0.5  
10  
Unit  
V
supply voltage  
supply voltage  
input clamping current  
[1]  
VEE  
referenced to VDD  
V
IIK  
pins Sn and E;  
mA  
VI < 0.5 V or VI > VDD + 0.5 V  
VI  
input voltage  
0.5  
-
VDD + 0.5  
10  
V
II/O  
input/output current  
supply current  
mA  
mA  
C  
C  
IDD  
Tstg  
Tamb  
-
50  
storage temperature  
ambient temperature  
65  
40  
+150  
+125  
HEF4053B_Q100  
All information provided in this document is subject to legal disclaimers.  
©
Nexperia B.V. 2017. All rights reserved  
Product data sheet  
Rev. 2 — 11 September 2014  
4 of 19  
HEF4053B-Q100  
Nexperia  
Triple single-pole double-throw analog switch  
Table 4.  
Limiting values …continued  
In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to VSS = 0 V (ground).  
Symbol  
Parameter  
Conditions  
Min  
Max  
Unit  
[2]  
Ptot  
total power dissipation  
Tamb = 40 C to +125 C  
SO16 package  
TSSOP16 package  
per output  
-
-
-
500  
500  
100  
mW  
mW  
mW  
P
power dissipation  
[1] To avoid drawing VDD current out of terminal Z, when switch current flows into terminals nYn, the voltage drop across the bidirectional  
switch must not exceed 0.4 V. If the switch current flows into terminal Z, no VDD current will flow out of terminals nYn, and in this case  
there is no limit for the voltage drop across the switch, but the voltages at nYn and Z may not exceed VDD or VEE  
.
[2] For SO16 package: Ptot derates linearly with 8 mW/K above 70 C.  
For TSSOP16 package: Ptot derates linearly with 5.5 mW/K above 60 C.  
9. Recommended operating conditions  
Table 5.  
Symbol  
VDD  
Recommended operating conditions  
Parameter  
Conditions  
Min  
Typ  
Max  
15  
Unit  
V
supply voltage  
input voltage  
see Figure 7  
3
-
-
-
-
-
-
VI  
0
VDD  
+125  
3.75  
0.5  
V
Tamb  
ambient temperature  
in free air  
40  
C  
t/V  
input transition rise and fall VDD = 5 V  
-
-
-
s/V  
s/V  
s/V  
rate  
VDD = 10 V  
VDD = 15 V  
0.08  
001aae646  
15  
V
DD  
V  
SS  
(V)  
10  
operating area  
5
0
0
5
10  
15  
V
V (V)  
EE  
DD  
Fig 7. Operating area as a function of the supply voltages  
HEF4053B_Q100  
All information provided in this document is subject to legal disclaimers.  
©
Nexperia B.V. 2017. All rights reserved  
Product data sheet  
Rev. 2 — 11 September 2014  
5 of 19  
HEF4053B-Q100  
Nexperia  
Triple single-pole double-throw analog switch  
10. Static characteristics  
Table 6.  
Static characteristics  
VSS = VEE = 0 V; VI = VSS or VDD unless otherwise specified.  
Symbol Parameter  
Conditions  
VDD  
Tamb = 40 C Tamb = 25 C Tamb = 85 C Tamb = 125 C Unit  
Min  
Max  
-
Min  
Max  
-
Min  
Max  
-
Min  
Max  
-
VIH  
HIGH-level  
input voltage  
IO< 1 A  
5 V  
3.5  
3.5  
3.5  
3.5  
V
V
V
V
V
V
10 V  
15 V  
5 V  
7.0  
-
7.0  
-
7.0  
-
7.0  
-
11.0  
-
11.0  
-
11.0  
-
11.0  
-
VIL  
LOW-level  
input voltage  
IO< 1 A  
-
-
-
-
1.5  
3.0  
4.0  
0.1  
-
-
-
-
1.5  
3.0  
4.0  
0.1  
-
-
-
-
1.5  
3.0  
4.0  
1.0  
-
-
-
-
1.5  
3.0  
4.0  
10 V  
15 V  
15 V  
II  
input leakage  
current  
1.0 A  
IS(OFF)  
OFF-state  
leakage  
current  
Z port;  
all channels OFF;  
see Figure 8  
15 V  
15 V  
-
-
-
-
-
-
1000  
200  
-
-
-
-
-
-
-
-
nA  
nA  
Y port;  
per channel;  
see Figure 9  
IDD  
supply current IO = 0 A  
5 V  
10 V  
15 V  
-
-
-
-
-
5
10  
20  
-
-
-
-
-
5
-
-
-
-
150  
300  
600  
-
-
-
-
-
150 A  
300 A  
600 A  
10  
20  
7.5  
CI  
input  
Sn, E inputs  
-
pF  
capacitance  
10.1 Test circuits  
V
DD  
S1 to S3  
nY0  
nY1  
1
2
V
or V  
SS  
DD  
switch  
nZ  
E
I
S
V
SS  
= V  
EE  
V
DD  
V
V
I
O
001aaj900  
Fig 8. Test circuit for measuring OFF-state leakage current Z port  
HEF4053B_Q100  
All information provided in this document is subject to legal disclaimers.  
©
Nexperia B.V. 2017. All rights reserved  
Product data sheet  
Rev. 2 — 11 September 2014  
6 of 19  
HEF4053B-Q100  
Nexperia  
Triple single-pole double-throw analog switch  
V
DD  
S1 to S3  
nY0  
nY1  
1
2
V
or V  
DD  
SS  
switch  
I
S
nZ  
E
V
SS  
= V  
EE  
V
SS  
V
V
O
I
001aaj901  
Fig 9. Test circuit for measuring OFF-state leakage current nYn port  
10.2 ON resistance  
Table 7.  
ON resistance  
Tamb = 25 C; ISW = 200 A; VSS = VEE = 0 V.  
Symbol Parameter  
Conditions  
VI = 0 V to VDD VEE  
see Figure 10 and Figure 11  
VDD VEE  
5 V  
Typ  
350  
80  
Max  
2500  
245  
175  
340  
160  
115  
365  
200  
155  
-
Unit  
RON(peak) ON resistance (peak)  
;
10 V  
15 V  
60  
RON(rail)  
ON resistance (rail)  
VI = 0 V; see Figure 10 and Figure 11 5 V  
10 V  
115  
50  
15 V  
5 V  
40  
VI = VDD VEE  
;
120  
65  
see Figure 10 and Figure 11  
10 V  
15 V  
5 V  
50  
RON  
ON resistance mismatch  
between channels  
VI = 0 V to VDD VEE; see Figure 10  
25  
10 V  
15 V  
10  
-
5
-
10.2.1 ON resistance waveform and test circuit  
V
V
V
SW  
DD  
S1 to S3  
nY0  
nY1  
1
2
V
or V  
DD  
SS  
switch  
nZ  
E
V
SS  
= V  
EE  
V
SS  
I
V
I
SW  
001aaj902  
RON = VSW / ISW  
.
Fig 10. Test circuit for measuring RON  
HEF4053B_Q100  
All information provided in this document is subject to legal disclaimers.  
©
Nexperia B.V. 2017. All rights reserved  
Product data sheet  
Rev. 2 — 11 September 2014  
7 of 19  
HEF4053B-Q100  
Nexperia  
Triple single-pole double-throw analog switch  
ꢀꢀꢁDDHꢅꢈꢉ  
ꢇꢁꢁ  
21ꢊ  
5
ꢋȍꢌ  
9
 ꢊꢆꢊ9  
''  
ꢃꢁꢁ  
ꢂꢁꢁ  
ꢀꢁꢁ  
ꢀꢁꢊ9  
ꢀꢆꢊ9  
ꢀꢁ  
ꢀꢆ  
9 ꢊꢋ9ꢌ  
,
Fig 11. Typical RON as a function of input voltage  
11. Dynamic characteristics  
Table 8.  
Dynamic characteristics  
Tamb = 25 C; VSS = VEE = 0 V; for test circuit see Figure 15.  
Symbol Parameter Conditions  
tPHL  
VDD  
5 V  
Typ  
10  
Max  
20  
Unit  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
HIGH to LOW propagation delay nYn, nZ to nZ, nYn; see Figure 12  
Sn to nYn, nZ; see Figure 13  
10 V  
15 V  
5 V  
5
10  
5
10  
200  
85  
400  
170  
130  
30  
10 V  
15 V  
5 V  
65  
tPLH  
LOW to HIGH propagation delay nYn, nZ to nZ, nYn; see Figure 12  
Sn to nYn, nZ; see Figure 13  
15  
10 V  
15 V  
5 V  
5
10  
5
10  
275  
100  
65  
555  
200  
130  
400  
230  
220  
525  
190  
130  
400  
245  
215  
10 V  
15 V  
5 V  
tPHZ  
tPZH  
tPLZ  
HIGH to OFF-state  
propagation delay  
E to nYn, nZ; see Figure 14  
E to nYn, nZ; see Figure 14  
E to nYn, nZ; see Figure 14  
200  
115  
110  
260  
95  
10 V  
15 V  
5 V  
OFF-state to HIGH  
propagation delay  
10 V  
15 V  
5 V  
65  
LOW to OFF-state  
propagation delay  
200  
120  
110  
10 V  
15 V  
HEF4053B_Q100  
All information provided in this document is subject to legal disclaimers.  
©
Nexperia B.V. 2017. All rights reserved  
Product data sheet  
Rev. 2 — 11 September 2014  
8 of 19  
HEF4053B-Q100  
Nexperia  
Triple single-pole double-throw analog switch  
Table 8.  
Dynamic characteristics …continued  
Tamb = 25 C; VSS = VEE = 0 V; for test circuit see Figure 15.  
Symbol Parameter  
tPZL OFF-state to LOW  
propagation delay  
Conditions  
VDD  
5 V  
Typ  
280  
105  
70  
Max  
565  
205  
140  
Unit  
ns  
E to nYn, nZ; see Figure 14  
10 V  
15 V  
ns  
ns  
11.1 Waveforms and test circuit  
V
DD  
nYn or nZ  
input  
V
V
M
DD  
Sn input  
V
M
V
V
EE  
V
V
SS  
t
t
PLH  
PHL  
t
t
PHL  
PLH  
V
V
O
O
90 %  
nYn or nZ  
output  
nZ or nYn  
output  
V
M
10 %  
switch ON  
EE  
switch OFF  
switch OFF  
EE  
001aac290  
001aac291  
Measurement points are given in Table 9.  
Measurement points are given in Table 9.  
Fig 12. nYn, nZ to nZ, nYn propagation delays  
Fig 13. Sn to nYn, nZ propagation delays  
V
DD  
E input  
V
M
V
V
V
SS  
t
t
PLZ  
PZL  
V
O
90 %  
nYn or nZ output  
LOW-to-OFF  
OFF-to-LOW  
10 %  
EE  
t
t
PHZ  
PZH  
V
O
90 %  
nYn or nZ output  
HIGH-to-OFF  
OFF-to-HIGH  
10 %  
switch ON  
001aac292  
EE  
switch ON  
switch OFF  
Measurement points are given in Table 9.  
Fig 14. Enable and disable times  
Table 9. Measurement points  
Supply voltage  
VDD  
Input  
VM  
Output  
VM  
5 V to 15 V  
0.5VDD  
0.5VDD  
HEF4053B_Q100  
All information provided in this document is subject to legal disclaimers.  
©
Nexperia B.V. 2017. All rights reserved  
Product data sheet  
Rev. 2 — 11 September 2014  
9 of 19  
HEF4053B-Q100  
Nexperia  
Triple single-pole double-throw analog switch  
t
W
V
I
90 %  
negative  
pulse  
V
V
V
M
M
10 %  
0 V  
t
t
r
f
t
t
f
r
V
I
90 %  
M
positive  
pulse  
V
M
10 %  
0 V  
t
W
V
V
DD  
V
V
I
DD  
V
I
S1  
O
R
L
PULSE  
GENERATOR  
open  
DUT  
R
T
C
L
V
V
SS  
EE  
001aaj903  
Test data is given in Table 10.  
Definitions:  
DUT = Device Under Test.  
RT = Termination resistance should be equal to output impedance Zo of the pulse generator.  
CL = Load capacitance including test jig and probe.  
RL = Load resistance.  
Fig 15. Test circuit for measuring switching times  
Table 10. Test data  
Input  
Load  
CL  
S1 position  
[1]  
nYn, nZ  
Sn and E tr, tf  
VM  
RL  
tPHL  
tPLH  
tPZH, tPHZ tPZL, tPLZ other  
VEE VDD VEE  
VDD or VEE VDD or VSS 20 ns  
0.5VDD  
50 pF  
10 k  
VDD or VEE VEE  
[1] For nYn to nZ or nZ to nYn propagation delays use VEE. For Sn to nYn or nZ propagation delays use VDD  
.
HEF4053B_Q100  
All information provided in this document is subject to legal disclaimers.  
©
Nexperia B.V. 2017. All rights reserved  
Product data sheet  
Rev. 2 — 11 September 2014  
10 of 19  
HEF4053B-Q100  
Nexperia  
Triple single-pole double-throw analog switch  
11.2 Additional dynamic parameters  
Table 11. Additional dynamic characteristics  
VSS = VEE = 0 V; Tamb = 25 C.  
Symbol  
Parameter  
Conditions  
VDD  
Typ  
0.25  
0.04  
0.04  
13  
Max  
Unit  
%
[1]  
[1]  
[1]  
[1]  
[1]  
[1]  
[1]  
THD  
total harmonic distortion  
see Figure 16; RL = 10 k; CL = 15 pF; 5 V  
channel ON; VI = 0.5VDD (p-p);  
fi = 1 kHz  
-
-
-
-
-
-
-
10 V  
%
15 V  
5 V  
%
f(3dB)  
3 dB frequency response see Figure 17; RL = 1 k; CL = 5 pF;  
MHz  
MHz  
MHz  
dB  
channel ON; VI = 0.5VDD (p-p)  
10 V  
15 V  
10 V  
40  
70  
iso  
isolation (OFF-state)  
crosstalk voltage  
crosstalk  
see Figure 18; fi = 1 MHz; RL = 1 k;  
CL = 5 pF; channel OFF;  
VI = 0.5VDD (p-p)  
50  
Vct  
digital inputs to switch; see Figure 19; 10 V  
RL = 10 k; CL = 15 pF;  
E or Sn = VDD (square-wave)  
50  
-
mV  
dB  
[1]  
Xtalk  
between switches; see Figure 20;  
fi = 1 MHz; RL = 1 k;  
10 V  
50  
-
VI = 0.5VDD (p-p)  
[1] fi is biased at 0.5 VDD; VI = 0.5VDD (p-p).  
Table 12. Dynamic power dissipation PD  
PD can be calculated from the formulas shown; VEE = VSS = 0 V; tr = tf 20 ns; Tamb = 25 C.  
Symbol  
Parameter  
VDD  
5 V  
Typical formula for PD (W)  
where:  
2
PD  
dynamic power  
dissipation  
PD = 2500 fi + (fo CL) VDD  
fi = input frequency in MHz;  
fo = output frequency in MHz;  
2
2
10 V  
15 V  
PD = 11500 fi + (fo CL) VDD  
CL = output load capacitance in pF;  
DD = supply voltage in V;  
(CL fo) = sum of the outputs.  
PD = 29000 fi + (fo CL) VDD  
V
11.2.1 Test circuits  
V
V
DD  
DD  
S1 to S3  
nY0  
nY1  
1
2
S1 to S3  
nY0  
nY1  
1
2
V
or V  
V
or V  
DD  
DD  
SS  
SS  
switch  
R
switch  
R
nZ  
E
nZ  
E
V
SS  
= V  
V
SS  
= V  
EE  
EE  
V
SS  
C
L
V
SS  
C
L
D
dB  
L
L
f
f
i
i
001aaj904  
001aaj905  
Fig 16. Test circuit for measuring total harmonic  
distortion  
Fig 17. Test circuit for measuring frequency response  
HEF4053B_Q100  
All information provided in this document is subject to legal disclaimers.  
©
Nexperia B.V. 2017. All rights reserved  
Product data sheet  
Rev. 2 — 11 September 2014  
11 of 19  
HEF4053B-Q100  
Nexperia  
Triple single-pole double-throw analog switch  
V
DD  
S1 to S3  
nY0  
nY1  
1
2
V
or V  
DD  
SS  
switch  
nZ  
E
V
SS  
= V  
EE  
V
SS  
R
L
C
L
dB  
f
i
001aaj906  
Fig 18. Test circuit for measuring isolation (OFF-state)  
ꢁꢍꢆ9  
9
ꢁꢍꢆ9  
''  
''  
''  
5
/
5
/
6ꢀꢊWRꢊ6ꢃ  
Q<ꢁ  
Q<ꢀ  
VZLWFK  
Q=  
(
*
9
ꢊ ꢊ9  
66 ((  
&
/
9
2
9
9
ꢊRUꢊ9  
'' 66  
ꢀꢀꢁDDMꢇꢀꢊ  
a. Test circuit  
ORJLFꢊ  
LQSXWꢊꢋ6Qꢎꢊ(ꢌ  
RIIꢊꢊ  
RQꢊꢊ  
RIIꢊꢊ  
9
9
FWꢊ  
2
ꢀꢀꢁDDMꢇꢀꢉ  
b. Input and output pulse definitions  
Fig 19. Test circuit for measuring crosstalk voltage between digital inputs and switch  
HEF4053B_Q100  
All information provided in this document is subject to legal disclaimers.  
©
Nexperia B.V. 2017. All rights reserved  
Product data sheet  
Rev. 2 — 11 September 2014  
12 of 19  
HEF4053B-Q100  
Nexperia  
Triple single-pole double-throw analog switch  
V
DD  
V
DD  
S1 to S3  
nY0  
nY1  
S1 to S3  
nY0  
nY1  
V
DD  
or V  
SS  
SS  
V
or V  
DD  
SS  
nZ  
E
nZ  
E
V
= V  
EE  
SS  
V
= V  
EE  
SS  
V
V
R
L
I
V
SS  
R
L
V
R
L
O
R
L
V
O
V
I
001aaj909  
001aaj910  
a. Switch closed condition  
Fig 20. Test circuit for measuring crosstalk between switches  
b. Switch open condition  
HEF4053B_Q100  
All information provided in this document is subject to legal disclaimers.  
©
Nexperia B.V. 2017. All rights reserved  
Product data sheet  
Rev. 2 — 11 September 2014  
13 of 19  
HEF4053B-Q100  
Nexperia  
Triple single-pole double-throw analog switch  
12. Package outline  
62ꢅꢋꢌꢆSODVWLFꢆVPDOOꢆRXWOLQHꢆSDFNDJHꢍꢆꢅꢋꢆOHDGVꢍꢆERG\ꢆZLGWKꢆꢃꢇꢎꢆPPꢆ  
627ꢅꢁꢎꢄꢅꢆ  
'ꢊ  
(ꢊ  
$ꢊ  
;ꢊ  
Fꢊ  
\ꢊ  
+ꢊ  
(ꢊ  
Yꢊ 0ꢊ  
$ꢊ  
=ꢊ  
ꢀꢅꢊ  
ꢄꢊ  
4ꢊ  
$ꢊ  
ꢂꢊ  
$ꢊ  
ꢋ$ꢊꢊꢌꢊ  
ꢃꢊ  
$ꢊ  
ꢀꢊ  
SLQꢊꢀꢊLQGH[ꢊ  
șꢊ  
/ꢊ  
Sꢊ  
/ꢊ  
ꢀꢊ  
ꢉꢊ  
Hꢊ  
Zꢊ 0ꢊ  
GHWDLOꢊ;ꢊ  
Eꢊ  
Sꢊ  
ꢁꢊ  
ꢂꢍꢆꢊ  
VFDOHꢊ  
ꢆꢊPPꢊ  
',0(16,216ꢆꢉLQFKꢆGLPHQVLRQVꢆDUHꢆGHULYHGꢆIURPꢆWKHꢆRULJLQDOꢆPPꢆGLPHQVLRQVꢊꢆ  
$ꢆ  
ꢉꢅꢊꢆ  
ꢉꢅꢊꢆ  
ꢉꢅꢊꢆ  
81,7ꢆ  
PPꢊ  
$ꢆ  
$ꢆ  
$ꢆ  
Eꢆ  
Fꢆ  
'ꢆ  
(ꢆ  
Hꢆ  
+ꢆ  
/ꢆ  
/ꢆ  
Sꢆ  
4ꢆ  
Yꢆ  
Zꢆ  
\ꢆ  
ꢁꢍꢀꢊ  
=ꢆ  
șꢊ  
ꢅꢆ  
ꢈꢆ  
ꢃꢆ  
Sꢆ  
(ꢆ  
PD[ꢇꢆ  
ꢁꢍꢂꢆꢊ ꢀꢍꢇꢆꢊ  
ꢁꢍꢀꢁꢊ ꢀꢍꢂꢆꢊ  
ꢁꢍꢇꢄꢊ ꢁꢍꢂꢆꢊ ꢀꢁꢍꢁꢊ  
ꢁꢍꢃꢅꢊ ꢁꢍꢀꢄꢊ ꢄꢍꢉꢊ  
ꢇꢍꢁꢊ  
ꢃꢍꢉꢊ  
ꢅꢍꢂꢊ  
ꢆꢍꢉꢊ  
ꢀꢍꢁꢊ  
ꢁꢍꢇꢊ  
ꢁꢍꢈꢊ  
ꢁꢍꢅꢊ  
ꢁꢍꢈꢊ  
ꢁꢍꢃꢊ  
ꢀꢍꢂꢈꢊ  
ꢁꢍꢁꢆꢊ  
ꢀꢍꢁꢆꢊ  
ꢀꢍꢈꢆꢊ  
ꢁꢍ ꢆꢊ ꢁꢍꢂꢆꢊ  
ꢁꢍꢂꢆꢊ  
ꢁꢍꢁꢀꢊ  
Rꢊ  
ꢉꢊ  
Rꢊ  
ꢁꢊ  
ꢁꢍꢁꢀꢁꢁꢊ  
ꢁꢍꢁꢁꢈꢆꢊ  
ꢁꢍꢁꢀꢁꢊ ꢁꢍꢁꢆꢈꢊ  
ꢁꢍꢁꢁꢇꢊ ꢁꢍꢁꢇꢄꢊ  
ꢁꢍꢁꢀꢄꢊ  
ꢁꢍꢁꢀꢇꢊ  
ꢁꢍꢃꢄꢊ ꢁꢍꢀꢅꢊ  
ꢁꢍꢃꢉꢊ ꢁꢍꢀꢆꢊ  
ꢁꢍꢂꢇꢇꢊ  
ꢁꢍꢂꢂꢉꢊ  
ꢁꢍꢁꢃꢄꢊ ꢁꢍꢁꢂꢉꢊ  
ꢁꢍꢁꢀꢅꢊ ꢁꢍꢁꢂꢁꢊ  
ꢁꢍꢁꢂꢉꢊ  
ꢁꢍꢁꢀꢂꢊ  
LQFKHVꢊ  
ꢁꢍꢁꢇꢀꢊ  
ꢁꢍꢁꢅꢄꢊ  
ꢁꢍꢁꢀꢊ ꢁꢍꢁꢀꢊ ꢁꢍꢁꢁꢇꢊ  
1RWHꢆ  
ꢀꢍꢊ3ODVWLFꢊRUꢊPHWDOꢊSURWUXVLRQVꢊRIꢊꢁꢍꢀꢆꢊPPꢊꢋꢁꢍꢁꢁꢅꢊLQFKꢌꢊPD[LPXPꢊSHUꢊVLGHꢊDUHꢊQRWꢊLQFOXGHGꢍꢊꢊ  
ꢆ5()(5(1&(6ꢆ  
ꢆ-('(&ꢆ ꢆ-(,7$ꢆ  
ꢊ06ꢏꢁꢀꢂꢊ  
287/,1(ꢆ  
9(56,21ꢆ  
(8523($1ꢆ  
352-(&7,21ꢆ  
,668(ꢆ'$7(ꢆ  
ꢆ,(&ꢆ  
ꢄꢄꢏꢀꢂꢏꢂꢈꢊ  
ꢁꢃꢏꢁꢂꢏꢀꢄꢊ  
ꢊ627ꢀꢁꢄꢏꢀꢊ  
ꢊꢁꢈꢅ(ꢁꢈꢊ  
Fig 21. Package outline SOT109-1 (SO16)  
HEF4053B_Q100  
All information provided in this document is subject to legal disclaimers.  
©
Nexperia B.V. 2017. All rights reserved  
Product data sheet  
Rev. 2 — 11 September 2014  
14 of 19  
HEF4053B-Q100  
Nexperia  
Triple single-pole double-throw analog switch  
76623ꢅꢋꢌꢆSODVWLFꢆWKLQꢆVKULQNꢆVPDOOꢆRXWOLQHꢆSDFNDJHꢍꢆꢅꢋꢆOHDGVꢍꢆERG\ꢆZLGWKꢆꢀꢇꢀꢆPPꢆ  
627ꢀꢁꢃꢄꢅꢆ  
'ꢊ  
(ꢊ  
$ꢊ  
;ꢊ  
Fꢊ  
\ꢊ  
+ꢊ  
(ꢊ  
Yꢊ 0ꢊ  
$ꢊ  
=ꢊ  
ꢄꢊ  
ꢀꢅꢊ  
4ꢊ  
ꢋ$ꢊꢊꢌꢊ  
ꢃꢊ  
$ꢊ  
ꢂꢊ  
$ꢊ  
$ꢊ  
ꢀꢊ  
SLQꢊꢀꢊLQGH[ꢊ  
șꢊ  
/ꢊ  
Sꢊ  
/ꢊ  
ꢀꢊ  
ꢉꢊ  
GHWDLOꢊ;ꢊ  
Zꢊ 0ꢊ  
Eꢊ  
Sꢊ  
Hꢊ  
ꢁꢊ  
ꢂꢍꢆꢊ  
ꢆꢊPPꢊ  
VFDOHꢊ  
',0(16,216ꢆꢉPPꢆDUHꢆWKHꢆRULJLQDOꢆGLPHQVLRQVꢊꢆ  
$ꢆ  
ꢉꢅꢊꢆ  
ꢉꢈꢊꢆ  
ꢉꢅꢊꢆ  
81,7ꢆ  
PPꢊ  
$ꢆ  
ꢅꢆ  
$ꢆ  
ꢈꢆ  
$ꢆ  
ꢃꢆ  
Eꢆ  
Sꢆ  
Fꢆ  
'ꢆ  
(ꢆ  
Hꢆ  
+ꢆ  
/ꢆ  
/ꢆ  
Sꢆ  
4ꢆ  
Yꢆ  
Zꢆ  
\ꢆ  
ꢁꢍꢀꢊ  
=ꢆ  
șꢊ  
(ꢆ  
PD[ꢇꢆ  
Rꢊ  
ꢁꢍꢀꢆꢊ ꢁꢍꢄꢆꢊ  
ꢁꢍꢁꢆꢊ ꢁꢍꢉꢁꢊ  
ꢁꢍꢃꢁꢊ  
ꢁꢍꢀꢄꢊ  
ꢁꢍꢂꢊ  
ꢁꢍꢀꢊ  
ꢆꢍꢀꢊ  
ꢇꢍꢄꢊ  
ꢇꢍꢆꢊ  
ꢇꢍꢃꢊ  
ꢅꢍꢅꢊ  
ꢅꢍꢂꢊ  
ꢁꢍꢈꢆꢊ  
ꢁꢍꢆꢁꢊ  
ꢁꢍꢇꢊ  
ꢁꢍꢃꢊ  
ꢁꢍꢇꢁꢊ  
ꢁꢍꢁꢅꢊ  
ꢉꢊ  
ꢀꢍꢀꢊ  
ꢁꢍꢅꢆꢊ  
ꢀꢊ  
ꢁꢍꢂꢊ ꢁꢍꢀꢃꢊ  
ꢁꢍꢂꢆꢊ  
Rꢊ  
ꢁꢊ  
1RWHVꢆ  
ꢀꢍꢊ3ODVWLFꢊRUꢊPHWDOꢊSURWUXVLRQVꢊRIꢊꢁꢍꢀꢆꢊPPꢊPD[LPXPꢊSHUꢊVLGHꢊDUHꢊQRWꢊLQFOXGHGꢍꢊ  
ꢂꢍꢊ3ODVWLFꢊLQWHUOHDGꢊSURWUXVLRQVꢊRIꢊꢁꢍꢂꢆꢊPPꢊPD[LPXPꢊSHUꢊVLGHꢊDUHꢊQRWꢊLQFOXGHGꢍꢊ  
ꢆ5()(5(1&(6ꢆ  
ꢆ-('(&ꢆ ꢆ-(,7$ꢆ  
ꢊ02ꢏꢀꢆꢃꢊ  
287/,1(ꢆ  
9(56,21ꢆ  
(8523($1ꢆ  
352-(&7,21ꢆ  
,668(ꢆ'$7(ꢆ  
ꢆ,(&ꢆ  
ꢄꢄꢏꢀꢂꢏꢂꢈꢊ  
ꢁꢃꢏꢁꢂꢏꢀꢉꢊ  
ꢊ627ꢇꢁꢃꢏꢀꢊ  
Fig 22. Package outline SOT403-1 (TSSOP16)  
HEF4053B_Q100  
All information provided in this document is subject to legal disclaimers.  
©
Nexperia B.V. 2017. All rights reserved  
Product data sheet  
Rev. 2 — 11 September 2014  
15 of 19  
HEF4053B-Q100  
Nexperia  
Triple single-pole double-throw analog switch  
13. Abbreviations  
Table 13. Abbreviations  
Acronym  
HBM  
ESD  
Description  
Human Body Model  
ElectroStatic Discharge  
Machine Model  
Military  
MM  
MIL  
14. Revision history  
Table 14. Revision history  
Document ID  
Release date  
20140911  
Data sheet status  
Change notice  
Supersedes  
HEF4053B_Q100 v.2  
Modifications:  
Product data sheet  
-
HEF4053B_Q100 v.1  
Figure 19: Test circuit modified  
20130222 Product data sheet  
HEF4053B_Q100 v.1  
-
-
HEF4053B_Q100  
All information provided in this document is subject to legal disclaimers.  
©
Nexperia B.V. 2017. All rights reserved  
Product data sheet  
Rev. 2 — 11 September 2014  
16 of 19  
HEF4053B-Q100  
Nexperia  
Triple single-pole double-throw analog switch  
15. Legal information  
15.1 Data sheet status  
Document status[1][2]  
Product status[3]  
Development  
Definition  
Objective [short] data sheet  
This document contains data from the objective specification for product development.  
This document contains data from the preliminary specification.  
This document contains the product specification.  
Preliminary [short] data sheet Qualification  
Product [short] data sheet Production  
[1]  
[2]  
[3]  
Please consult the most recently issued document before initiating or completing a design.  
The term ‘short data sheet’ is explained in section “Definitions”.  
The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status  
information is available on the Internet at URL http://www.nexperia.com.  
Suitability for use in automotive applications — This Nexperia  
product has been qualified for use in automotive  
15.2 Definitions  
applications. Unless otherwise agreed in writing, the product is not designed,  
authorized or warranted to be suitable for use in life support, life-critical or  
safety-critical systems or equipment, nor in applications where failure or  
malfunction of a Nexperia product can reasonably be expected  
to result in personal injury, death or severe property or environmental  
damage. Nexperia and its suppliers accept no liability for  
inclusion and/or use of Nexperia products in such equipment or  
applications and therefore such inclusion and/or use is at the customer's own  
risk.  
Draft — The document is a draft version only. The content is still under  
internal review and subject to formal approval, which may result in  
modifications or additions. Nexperia does not give any  
representations or warranties as to the accuracy or completeness of  
information included herein and shall have no liability for the consequences of  
use of such information.  
Short data sheet — A short data sheet is an extract from a full data sheet  
with the same product type number(s) and title. A short data sheet is intended  
for quick reference only and should not be relied upon to contain detailed and  
full information. For detailed and full information see the relevant full data  
sheet, which is available on request via the local Nexperia sales  
office. In case of any inconsistency or conflict with the short data sheet, the  
full data sheet shall prevail.  
Applications — Applications that are described herein for any of these  
products are for illustrative purposes only. Nexperia makes no  
representation or warranty that such applications will be suitable for the  
specified use without further testing or modification.  
Customers are responsible for the design and operation of their applications  
and products using Nexperia products, and Nexperia  
Product specification — The information and data provided in a Product  
data sheet shall define the specification of the product as agreed between  
Nexperia and its customer, unless Nexperia and  
customer have explicitly agreed otherwise in writing. In no event however,  
shall an agreement be valid in which the Nexperia product is  
deemed to offer functions and qualities beyond those described in the  
Product data sheet.  
accepts no liability for any assistance with applications or customer product  
design. It is customer’s sole responsibility to determine whether the Nexperia  
product is suitable and fit for the customer’s applications and  
products planned, as well as for the planned application and use of  
customer’s third party customer(s). Customers should provide appropriate  
design and operating safeguards to minimize the risks associated with their  
applications and products.  
Nexperia does not accept any liability related to any default,  
15.3 Disclaimers  
damage, costs or problem which is based on any weakness or default in the  
customer’s applications or products, or the application or use by customer’s  
third party customer(s). Customer is responsible for doing all necessary  
testing for the customer’s applications and products using Nexperia  
products in order to avoid a default of the applications and  
Limited warranty and liability — Information in this document is believed to  
be accurate and reliable. However, Nexperia does not give any  
representations or warranties, expressed or implied, as to the accuracy or  
completeness of such information and shall have no liability for the  
consequences of use of such information. Nexperia takes no  
responsibility for the content in this document if provided by an information  
source outside of Nexperia.  
the products or of the application or use by customer’s third party  
customer(s). Nexperia does not accept any liability in this respect.  
Limiting values — Stress above one or more limiting values (as defined in  
the Absolute Maximum Ratings System of IEC 60134) will cause permanent  
damage to the device. Limiting values are stress ratings only and (proper)  
operation of the device at these or any other conditions above those given in  
the Recommended operating conditions section (if present) or the  
Characteristics sections of this document is not warranted. Constant or  
repeated exposure to limiting values will permanently and irreversibly affect  
the quality and reliability of the device.  
In no event shall Nexperia be liable for any indirect, incidental,  
punitive, special or consequential damages (including - without limitation - lost  
profits, lost savings, business interruption, costs related to the removal or  
replacement of any products or rework charges) whether or not such  
damages are based on tort (including negligence), warranty, breach of  
contract or any other legal theory.  
Notwithstanding any damages that customer might incur for any reason  
whatsoever, Nexperia’s aggregate and cumulative liability towards  
customer for the products described herein shall be limited in accordance  
with the Terms and conditions of commercial sale of Nexperia.  
Terms and conditions of commercial sale — Nexperia  
products are sold subject to the general terms and conditions of commercial  
sale, as published at http://www.nexperia.com/profile/terms, unless otherwise  
agreed in a valid written individual agreement. In case an individual  
agreement is concluded only the terms and conditions of the respective  
agreement shall apply. Nexperia hereby expressly objects to  
applying the customer’s general terms and conditions with regard to the  
purchase of Nexperia products by customer.  
Right to make changes — Nexperia reserves the right to make  
changes to information published in this document, including without  
limitation specifications and product descriptions, at any time and without  
notice. This document supersedes and replaces all information supplied prior  
to the publication hereof.  
HEF4053B_Q100  
All information provided in this document is subject to legal disclaimers.  
©
Nexperia B.V. 2017. All rights reserved  
Product data sheet  
Rev. 2 — 11 September 2014  
17 of 19  
HEF4053B-Q100  
Nexperia  
Triple single-pole double-throw analog switch  
No offer to sell or license — Nothing in this document may be interpreted or  
construed as an offer to sell products that is open for acceptance or the grant,  
conveyance or implication of any license under any copyrights, patents or  
other industrial or intellectual property rights.  
Translations — A non-English (translated) version of a document is for  
reference only. The English version shall prevail in case of any discrepancy  
between the translated and English versions.  
Export control — This document as well as the item(s) described herein  
may be subject to export control regulations. Export might require a prior  
authorization from competent authorities.  
15.4 Trademarks  
Notice: All referenced brands, product names, service names and trademarks  
are the property of their respective owners.  
16. Contact information  
For more information, please visit: http://www.nexperia.com  
For sales office addresses, please send an email to: salesaddresses@nexperia.com  
HEF4053B_Q100  
All information provided in this document is subject to legal disclaimers.  
©
Nexperia B.V. 2017. All rights reserved  
Product data sheet  
Rev. 2 — 11 September 2014  
18 of 19  
HEF4053B-Q100  
Nexperia  
Triple single-pole double-throw analog switch  
17. Contents  
1
2
3
4
5
General description. . . . . . . . . . . . . . . . . . . . . . 1  
Features and benefits . . . . . . . . . . . . . . . . . . . . 1  
Applications . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1  
Ordering information. . . . . . . . . . . . . . . . . . . . . 2  
Functional diagram . . . . . . . . . . . . . . . . . . . . . . 2  
6
6.1  
6.2  
Pinning information. . . . . . . . . . . . . . . . . . . . . . 3  
Pinning . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3  
Pin description . . . . . . . . . . . . . . . . . . . . . . . . . 4  
7
8
9
Functional description . . . . . . . . . . . . . . . . . . . 4  
Limiting values. . . . . . . . . . . . . . . . . . . . . . . . . . 4  
Recommended operating conditions. . . . . . . . 5  
10  
Static characteristics. . . . . . . . . . . . . . . . . . . . . 6  
Test circuits. . . . . . . . . . . . . . . . . . . . . . . . . . . . 6  
ON resistance. . . . . . . . . . . . . . . . . . . . . . . . . . 7  
ON resistance waveform and test circuit . . . . . 7  
10.1  
10.2  
10.2.1  
11  
Dynamic characteristics . . . . . . . . . . . . . . . . . . 8  
Waveforms and test circuit . . . . . . . . . . . . . . . . 9  
Additional dynamic parameters . . . . . . . . . . . 11  
Test circuits. . . . . . . . . . . . . . . . . . . . . . . . . . . 11  
11.1  
11.2  
11.2.1  
12  
13  
14  
Package outline . . . . . . . . . . . . . . . . . . . . . . . . 14  
Abbreviations. . . . . . . . . . . . . . . . . . . . . . . . . . 16  
Revision history. . . . . . . . . . . . . . . . . . . . . . . . 16  
15  
Legal information. . . . . . . . . . . . . . . . . . . . . . . 17  
Data sheet status . . . . . . . . . . . . . . . . . . . . . . 17  
Definitions. . . . . . . . . . . . . . . . . . . . . . . . . . . . 17  
Disclaimers. . . . . . . . . . . . . . . . . . . . . . . . . . . 17  
Trademarks. . . . . . . . . . . . . . . . . . . . . . . . . . . 18  
15.1  
15.2  
15.3  
15.4  
16  
17  
Contact information. . . . . . . . . . . . . . . . . . . . . 18  
Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19  
© Nexperia B.V. 2017. All rights reserved  
For more information, please visit: http://www.nexperia.com  
For sales office addresses, please send an email to: salesaddresses@nexperia.com  
Date of release: 11 September 2014  

相关型号:

HEF4053BD

Triple 2-channel analogue multiplexer/demultiplexer
NXP

HEF4053BDB

IC TRIPLE 2-CHANNEL, SGL ENDED MULTIPLEXER, CDIP16, Multiplexer or Switch
NXP

HEF4053BDF

IC TRIPLE 2-CHANNEL, SGL ENDED MULTIPLEXER, CDIP16, CERAMIC, DIP-16, Multiplexer or Switch
NXP

HEF4053BF

Triple 2-channel analogue multiplexer/demultiplexer
NXP

HEF4053BN

Triple 2-channel analogue multiplexer/demultiplexer
NXP

HEF4053BP

Triple 2-channel analogue multiplexer/demultiplexer
NXP

HEF4053BP,652

IC MUX/DEMUX TRIPLE 2X1 16DIP
NXP

HEF4053BPB

IC TRIPLE 2-CHANNEL, SGL ENDED MULTIPLEXER, PDIP16, Multiplexer or Switch
NXP

HEF4053BPN

2-Channel Analog Multiplexer
ETC

HEF4053BT

Triple 2-channel analogue multiplexer/demultiplexer
NXP

HEF4053BT

Triple single-pole double-throw analog switchProduction
NEXPERIA

HEF4053BT,652

HEF4053B - Triple single-pole double-throw analog switch SOP 16-Pin
NXP