HEF4521BT [NEXPERIA]
24-stage frequency divider and oscillatorProduction;型号: | HEF4521BT |
厂家: | Nexperia |
描述: | 24-stage frequency divider and oscillatorProduction |
文件: | 总15页 (文件大小:261K) |
中文: | 中文翻译 | 下载: | 下载PDF数据表文档文件 |
HEF4521B
24-stage frequency divider and oscillator
Rev. 8 — 3 December 2021
Product data sheet
1. General description
The HEF4521B consists of a chain of 24 toggle flip-flops with an overriding asynchronous master
reset input (MR), and an input circuit that allows three modes of operation. The single inverting
stage (A2 to Y2) functions as: a crystal oscillator, an input buffer for an external oscillator or in
combination with A1 as an RC oscillator. The crystal oscillator operates in Low-power mode when
pins VSS1 and VDD1 are supplied via external resistors.
Each flip-flop divides the frequency of the previous flip-flop by two, consequently the HEF4521B
counts up to 224 = 16777216. The counting advances on the HIGH-to-LOW transition of the
clock (A2). The outputs from each of the last seven stages (218 to 224) are available for additional
flexibility.
It operates over a recommended VDD power supply range of 3 V to 15 V referenced to VSS (usually
ground). Unused inputs must be connected to VDD, VSS, or another input.
2. Features and benefits
•
Wide supply voltage range from 3.0 V to 15.0 V
•
•
•
•
•
•
•
•
CMOS low power dissipation
High noise immunity
Low power crystal oscillator operation
Fully static operation
5 V, 10 V, and 15 V parametric ratings
Standardized symmetrical output characteristics
Complies with JEDEC standard JESD 13-B
ESD protection:
•
•
HBM JESD22-A114F exceeds 2000 V
MM JESD22-A115-A exceeds 200 V
•
Specified from -40 °C to +85 °C
3. Ordering information
Table 1. Ordering information
Type number
Package
Temperature range Name
Description
Version
HEF4521BT
-40 °C to +85 °C
SO16
plastic small outline package; 16 leads;
body width 3.9 mm
SOT109-1
Nexperia
HEF4521B
24-stage frequency divider and oscillator
4. Functional diagram
5
4
2
9
V
Y2
MR
A1
DD1
A2
6
3
CP
STAGES 1 to 8
Q8
C
D
V
SS1
CP
STAGES 9 to 16
Q16
C
D
CP
STAGES 17 to 24
C
D
Q24 Q18 Q19 Q20 Q21 Q22 Q23
10 11 12 13 14 15
Y1
1
7
001aae708
Fig. 1. Functional diagram
V
DD1
A2
V
DD
to FFs
to logic
V
SS
V
SS1
Y2
001aae711
Fig. 2. Schematic diagram of clock input circuitry
©
HEF4521B
All information provided in this document is subject to legal disclaimers.
Nexperia B.V. 2021. All rights reserved
Product data sheet
Rev. 8 — 3 December 2021
2 / 15
Nexperia
HEF4521B
24-stage frequency divider and oscillator
MR
A1
Y2
Q
Q
Q
Q
Q
Q
Q
Q
FF 1
FF 2
FF 3
FF 4
FF 5
FF 6
FF 7
FF 8
A2
T
T
T
T
T
T
T
T
V
SS1
CD
CD
CD
CD
CD
CD
CD
CD
V
DD1
Q
Q
Q
Q
Q
Q
Q
Q
FF 9
T
FF 10
T
FF 11
T
FF 12
T
FF 13
T
FF 14
T
FF 15
T
FF 16
T
CD
CD
CD
CD
CD
CD
CD
CD
Q
FF 17
T
Q
FF 18
T
Q
FF 19
T
Q
FF 20
T
Q
FF 21
T
Q
FF 22
T
Q
FF 23
T
Q
FF 24
T
CD
CD
CD
CD
CD
CD
CD
CD
Q24
Q18
Q19
Q20
Q21
Q22
Q23
Y1
001aae710
Fig. 3. Logic diagram
©
HEF4521B
All information provided in this document is subject to legal disclaimers.
Nexperia B.V. 2021. All rights reserved
Product data sheet
Rev. 8 — 3 December 2021
3 / 15
Nexperia
HEF4521B
24-stage frequency divider and oscillator
5. Pinning information
5.1. Pinning
HEF4521B
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
Q24
MR
V
DD
Q23
Q22
Q21
Q20
Q19
Q18
A1
VSS1
Y2
VDD1
A2
Y1
V
SS
001aae709
Fig. 4. Pin configuration for SOT109-1 (SO16)
5.2. Pin description
Table 2. Pin description
Symbol
Pin
2
Description
MR
master reset input
ground supply voltage 1
supply voltage 1
VSS1
3
VDD1
5
Y1, Y2
7, 4
8
external oscillator connection
ground supply voltage
external oscillator connection
output
VSS
A1, A2
9, 6
Q18, Q19, Q20, Q21, Q22, Q23, Q24
VDD
10, 11, 12, 13, 14, 15, 1
16
supply voltage
6. Count capacity
Table 3. Count capacity
Output
Count capacity
218 = 262144
219 = 524288
220 = 1048576
221 = 2097152
222 = 4194304
223 = 8388608
224 = 16777216
Q18
Q19
Q20
Q21
Q22
Q23
Q24
©
HEF4521B
All information provided in this document is subject to legal disclaimers.
Nexperia B.V. 2021. All rights reserved
Product data sheet
Rev. 8 — 3 December 2021
4 / 15
Nexperia
HEF4521B
24-stage frequency divider and oscillator
7. Functional test
A test function has been included to reduce the test time required to test all 24 counter stages. This
test function divides the counter into three 8-stage sections by connecting VSS1 to VDD and VDD1 to
VSS. 255 counts are loaded into each of the 8-stage sections in parallel via A2 (connected to Y2).
All flip-flops are now at a HIGH level. The counter is now returned to the normal 24-stage in series
configuration by connecting VSS1 to VSS and VDD1 to VDD. Entering one more pulse into input A2
causes the counter to ripple from an all HIGH state to an all LOW state.
Table 4. Functional test sequence
H = HIGH voltage level; L = LOW voltage level; ↓ = HIGH to LOW transition.
Inputs
MR
Control terminals
Outputs
Q18 to Q24
L
Remarks
A2
Y2
VSS1
VDD1
H
L
L
VDD
VSS
Counter is in three 8-stage sections in parallel mode; A2 and Y2
are interconnected (Y2 is now input); counter is reset by MR.
L
L
L
L
[1]
L
[1]
L
VDD
VSS
VSS
VSS
VSS
VSS
VSS
VDD
H
H
H
H
VSS1 is connected to VSS
.
H
H
L
The input A2 is made HIGH.
L
VDD1 is connected to VDD; Y2 is now made floating and
becomes an output; the device is now in the 224 mode.
L
↓
VSS
VDD
L
Counter ripples from an all HIGH state to an all LOW state.
[1] 255 pulses are clocked into A2, Y2. The counter advances on the LOW to HIGH transition.
8. Limiting values
Table 5. Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134).
Symbol
VDD
IIK
Parameter
Conditions
Min
Max
+18
Unit
V
supply voltage
-0.5
input clamping current
input voltage
VI < -0.5 V or VI > VDD + 0.5 V
VO < -0.5 V or VO > VDD + 0.5 V
to any supply terminal
-
±10
mA
V
VI
-0.5
VDD + 0.5
±10
IOK
output clamping current
input/output current
supply current
-
mA
mA
mA
°C
II/O
-
-
±10
IDD
±100
+150
+85
Tstg
Tamb
Ptot
P
storage temperature
ambient temperature
total power dissipation
power dissipation
-65
-40
-
°C
Tamb -40 °C to +85 °C
per output
500
mW
mW
-
100
©
HEF4521B
All information provided in this document is subject to legal disclaimers.
Nexperia B.V. 2021. All rights reserved
Product data sheet
Rev. 8 — 3 December 2021
5 / 15
Nexperia
HEF4521B
24-stage frequency divider and oscillator
9. Recommended operating conditions
Table 6. Recommended operating conditions
Symbol
VDD
Parameter
Conditions
Min
Typ
Max
15
Unit
V
supply voltage
3
0
-
-
-
-
-
-
VI
input voltage
VDD
+85
3.75
0.5
V
Tamb
Δt/ΔV
ambient temperature
input transition rise and fall rate
in free air
-40
-
°C
VDD = 5 V
VDD = 10 V
VDD = 15 V
μs/V
μs/V
μs/V
-
-
0.08
10. Static characteristics
Table 7. Static characteristics
VSS = 0 V; VI = VSS or VDD unless otherwise specified.
Symbol Parameter Conditions
VDD
Tamb = -40 °C Tamb = +25 °C Tamb = +85 °C Unit
Min
Max
-
Min
Max
-
Min
Max
VIH
HIGH-level input voltage |IO| < 1 μA
5 V
3.5
3.5
3.5
-
-
V
V
V
V
V
V
V
V
V
V
V
V
10 V
15 V
5 V
7.0
-
7.0
-
7.0
11.0
-
11.0
-
11.0
-
VIL
LOW-level input voltage
|IO| < 1 μA
-
1.5
3.0
4.0
-
-
1.5
3.0
4.0
-
-
1.5
3.0
4.0
-
10 V
15 V
5 V
-
-
-
-
-
-
VOH
VOL
IOH
HIGH-level output voltage |IO| < 1 μA
LOW-level output voltage |IO| < 1 μA
4.95
4.95
4.95
10 V
15 V
5 V
9.95
-
9.95
-
9.95
-
14.95
-
14.95
-
14.95
-
-
0.05
0.05
0.05
-1.7
-0.52
-1.3
-3.6
-
-
0.05
0.05
0.05
-1.4
-0.44
-1.1
-3.0
-
-
0.05
0.05
0.05
10 V
15 V
5 V
-
-
-
-
-
-
HIGH-level output current VO = 2.5 V
VO = 4.6 V
-
-
-
-1.1 mA
-0.36 mA
-0.9 mA
-2.4 mA
5 V
-
-
-
VO = 9.5 V
10 V
15 V
5 V
-
-
-
VO = 13.5 V
-
-
-
IOL
LOW-level output current VO = 0.4 V
VO = 0.5 V
0.52
0.44
0.36
-
-
-
mA
mA
mA
10 V
15 V
15 V
5 V
1.3
-
1.1
-
0.9
VO = 1.5 V
3.6
-
3.0
-
2.4
II
input leakage current
-
-
-
-
-
±0.3
20
40
80
-
-
-
-
-
-
±0.3
20
40
80
7.5
-
-
-
-
-
±1.0 μA
150 μA
300 μA
600 μA
IDD
supply current
IO = 0 A
10 V
15 V
-
CI
input capacitance
-
pF
©
HEF4521B
All information provided in this document is subject to legal disclaimers.
Nexperia B.V. 2021. All rights reserved
Product data sheet
Rev. 8 — 3 December 2021
6 / 15
Nexperia
HEF4521B
24-stage frequency divider and oscillator
11. Dynamic characteristics
Table 8. Dynamic characteristics
VSS = 0 V; Tamb = 25 °C unless otherwise specified; for test circuit see Fig. 6.
Symbol Parameter
Conditions
VDD
5 V
Extrapolation formula[1]
923 ns + (0.55 ns/pF)CL
339 ns + (0.23 ns/pF)CL
212 ns + (0.16 ns/pF)CL
13 ns + (0.55 ns/pF)CL
4 ns + (0.23 ns/pF)CL
2 ns + (0.16 ns/pF)CL
93 ns + (0.55 ns/pF)CL
44 ns + (0.23 ns/pF)CL
32 ns + (0.16 ns/pF)CL
63 ns + (0.55 ns/pF)CL
24 ns + (0.23 ns/pF)CL
17 ns + (0.16 ns/pF)CL
923 ns + (0.55 ns/pF)CL
339 ns + (0.23 ns/pF)CL
212 ns + (0.16 ns/pF)CL
13 ns + (0.55 ns/pF)CL
4 ns + (0.23 ns/pF)CL
2 ns + (0.16 ns/pF)CL
33 ns + (0.55 ns/pF)CL
19 ns + (0.23 ns/pF)CL
12 ns + (0.16 ns/pF)CL
10 ns + (1.00 ns/pF)CL
9 ns + (0.42 ns/pF)CL
6 ns + (0.28 ns/pF)CL
Min
Typ
Max Unit
tPHL
HIGH to LOW
A2 to Q18;
see Fig. 5
-
950 1900 ns
propagation delay
10 V
15 V
5 V
-
350
220
40
700 ns
440 ns
80 ns
30 ns
20 ns
240 ns
110 ns
80 ns
180 ns
70 ns
50 ns
-
Qn to Qn + 1;
see Fig. 5
-
10 V
15 V
5 V
-
15
-
10
MR to Qn
-
-
120
55
10 V
15 V
5 V
-
40
A1 to Y1;
see Fig. 5
-
90
10 V
15 V
5 V
-
35
-
25
tPLH
LOW to HIGH
A2 to Q18;
see Fig. 5
-
950 1900 ns
propagation delay
10 V
15 V
5 V
-
350
220
40
15
10
60
30
20
60
30
20
40
20
15
35
20
15
-10
-5
700 ns
440 ns
80 ns
30 ns
20 ns
120 ns
60 ns
40 ns
120 ns
60 ns
40 ns
-
Qn to Qn + 1;
see Fig. 5
-
10 V
15 V
5 V
-
-
A1 to Y1;
see Fig. 5
-
10 V
15 V
5 V
-
-
tt
transition time
pulse width
Qn; see Fig. 5
-
10 V
15 V
5 V
-
-
tW
A2 HIGH;
minimum width;
see Fig. 5
80
40
30
70
40
30
+20
+15
15
6
-
-
-
-
-
-
-
-
-
-
-
-
ns
10 V
15 V
5 V
ns
ns
MR HIGH;
minimum width;
see Fig. 5
ns
10 V
15 V
5 V
ns
ns
trec
recovery time
MR; see Fig. 5
ns
10 V
15 V
5 V
ns
0
ns
fmax
maximum frequency A1; see Fig. 5
12
25
35
MHz
MHz
MHz
10 V
15 V
12
17
[1] The typical values of the propagation delay and transition times are calculated from the extrapolation formulas shown (CL in pF).
©
HEF4521B
All information provided in this document is subject to legal disclaimers.
Nexperia B.V. 2021. All rights reserved
Product data sheet
Rev. 8 — 3 December 2021
7 / 15
Nexperia
HEF4521B
24-stage frequency divider and oscillator
Table 9. Dynamic power dissipation PD
PD can be calculated from the formulas shown. VSS = 0 V; tr = tf ≤ 20 ns; Tamb = 25 °C.
Symbol
Parameter
VDD
5 V
Typical formula for PD (μW)
PD = 1200 × fi + Σ(fo × CL) × VDD
PD = 5100 × fi + Σ(fo × CL) × VDD
where:
2
2
PD
dynamic power
dissipation
fi = input frequency in MHz,
fo = output frequency in MHz,
CL = output load capacitance in pF,
VDD = supply voltage in V,
10 V
15 V
2
PD = 13050 × fi + Σ(fo × CL) × VDD
Σ(CL × fo) = sum of the outputs.
11.1. Waveforms and test circuit
V
I
V
MR input
M
0 V
t
W
1/f
max
V
I
A2 input
V
M
0 V
t
t
W
rec
t
t
PHL
PLH
V
OH
90 %
Qn output
10 %
V
OL
t
t
t
t
001aae712
a. Pulse widths, maximum frequency, recovery and transition times, and A2 to Qn propagation delays
V
V
OH
I
A1 input
0 V
V
Qn output
V
M
M
V
OL
t
t
t
t
PHL
PLH
PHL
PLH
V
V
OH
OH
Y1 output
V
Qn + 1 output
V
M
M
V
V
OL
OL
Y1 propagation delays
Qn to Qn + 1 propagation delays
001aak015
b. A1 to Y1, MR to Qn, and Qn to Qn + 1 propagation delays
Measurement points are given in Table 10.
The logic levels VOH and VOL are typical output voltage levels that occur with the output load.
Fig. 5. Waveforms showing measurement of dynamic characteristics
Table 10. Measurement points
Supply voltage
VDD
Input
VM
Output
VM
5 V to 15 V
0.5VDD
0.5VDD
©
HEF4521B
All information provided in this document is subject to legal disclaimers.
Nexperia B.V. 2021. All rights reserved
Product data sheet
Rev. 8 — 3 December 2021
8 / 15
Nexperia
HEF4521B
24-stage frequency divider and oscillator
t
W
V
I
90 %
90 %
negative
pulse
V
V
V
M
M
10 %
10 %
0 V
t
t
r
f
t
t
f
r
V
I
90 %
90 %
positive
pulse
V
M
M
10 %
10 %
0 V
t
W
001aaj781
a. Input waveforms
V
DD
V
V
O
I
G
DUT
C
L
R
T
001aag182
b. Test circuit
Test data is given in Table 11.
Definitions for test circuit:
CL = Load capacitance including jig and probe capacitance;
RT = Termination resistance should be equal to output impedance Zo of the pulse generator.
Fig. 6. Test circuit for measuring switching times
Table 11. Test data
Supply
VDD
Input
Load
CL
VI
tr, tf
5 V to 15 V
VSS or VDD
≤ 20 ns
50 pF
12. Application information
V
DD
(1)
R
R
o
1.8 MΩ
V
V
DD1
DD
Y1
Y2
A1
Q18
A2
HEF4521B
C
S
C
T
Q24
MR
V
V
SS
SS1
(1)
R
001aae713
(1) Optional for low power operation.
For typical characteristics of this crystal oscillator, see Table 12.
Fig. 7. Crystal oscillator circuit
©
HEF4521B
All information provided in this document is subject to legal disclaimers.
Nexperia B.V. 2021. All rights reserved
Product data sheet
Rev. 8 — 3 December 2021
9 / 15
Nexperia
HEF4521B
24-stage frequency divider and oscillator
Table 12. Typical characteristics for crystal oscillator
Parameter
500 kHz circuit
50 kHz circuit
Unit
Crystal characteristics
Resonance frequency
500
S
50
N
kHz
-
Crystal cut
Equivalent resistance; RS
1
6.2
kΩ
External resistor/capacitor values
Ro
CT
CS
47
82
20
750
82
kΩ
pF
pF
20
001aae715
2
10
R
TC
V
DD
C
(1)
(2)
f
osc
(kHz)
R
S
V
V
DD1
DD
Y1
A1
10
Y2
Q18
A2
HEF4521B
1
Q24
MR
V
V
SS
SS1
- 1
10
2
3
2
1
10
1
10
10
R
(kΩ)
TC
C (nF)
10
10
- 1
10
001aae714
VDD = 10 V; The test circuit is shown in Fig. 8.
(1) RTC; C = 1 nF; RS » 2 RTC
(2) C; RTC = 56 kΩ; RS = 120 kΩ.
;
, where:
.
f is in Hz, R is in Ω, and C is in F.
, where:
VIL(max) = maximum input voltage LOW;
II = input leakage current.
Fig. 8. RC oscillator circuit
Fig. 9. Oscillator frequency as a function of RTC and C
©
HEF4521B
All information provided in this document is subject to legal disclaimers.
Nexperia B.V. 2021. All rights reserved
Product data sheet
Rev. 8 — 3 December 2021
10 / 15
Nexperia
HEF4521B
24-stage frequency divider and oscillator
001aae658
12.5
g
fs
(mA/V)
10
7.5
5
(1)
(2)
R
bias
560 kΩ
(3)
V
DD
0.47 µF
100 µF
2.5
0
A2
Y2
V
input
output
i
i
A
o
(f = 1 kHz)
V
0
5
10
15
SS
001aae820
V
(V)
DD
gfs = dio/dvi with vo constant (see Fig. 11).
Tamb = 25 °C.
s = observed standard deviation.
(1) Average +2s
(2) Average
(3) Average -2s
Fig. 10. Test setup for measuring forward
transconductance
Fig. 11. Typical forward transconductance gfs as a
function of the supply voltage
001aae716
001aae717
75
20
I
DD
(mA)
gain
(V /V )
O
I
15
50
typ
typ
10
5
25
0
0
0
5
10
15
0
5
10
15
V
(V)
V
(V)
DD
DD
For test setup, see Fig. 14.
For test setup, see Fig. 14.
Fig. 13. Supply current as a function of supply voltage
Fig. 12. Voltage gain VO/VI as a function of supply
voltage
330 kΩ
A2
Y2
001aae718
Fig. 14. Test setup for measuring the voltage gain and supply current graphs
©
HEF4521B
All information provided in this document is subject to legal disclaimers.
Nexperia B.V. 2021. All rights reserved
Product data sheet
Rev. 8 — 3 December 2021
11 / 15
Nexperia
HEF4521B
24-stage frequency divider and oscillator
13. Package outline
SO16: plastic small outline package; 16 leads; body width 3.9 mm
SOT109-1
D
E
A
X
v
c
y
H
M
A
E
Z
16
9
Q
A
2
A
(A )
3
A
1
pin 1 index
θ
L
p
L
1
8
e
w
M
detail X
b
p
0
2.5
scale
5 mm
DIMENSIONS (inch dimensions are derived from the original mm dimensions)
A
(1)
(1)
(1)
UNIT
A
A
A
b
c
D
E
e
H
E
L
L
p
Q
v
w
y
Z
θ
1
2
3
p
max.
0.25
0.10
1.45
1.25
0.49
0.36
0.25
0.19
10.0
9.8
4.0
3.8
6.2
5.8
1.0
0.4
0.7
0.6
0.7
0.3
mm
1.27
0.05
1.05
0.041
1.75
0.25
0.01
0.25
0.1
0.25
0.01
8o
0o
0.0100
0.0075
0.010 0.057
0.004 0.049
0.019
0.014
0.39
0.38
0.16
0.15
0.244
0.228
0.039 0.028
0.016 0.020
0.028
0.012
inches
0.069
0.01 0.004
Note
1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.
REFERENCES
OUTLINE
EUROPEAN
PROJECTION
ISSUE DATE
VERSION
IEC
JEDEC
JEITA
99-12-27
03-02-19
SOT109-1
076E07
MS-012
Fig. 15. Package outline SOT109-1 (SO16)
©
HEF4521B
All information provided in this document is subject to legal disclaimers.
Nexperia B.V. 2021. All rights reserved
Product data sheet
Rev. 8 — 3 December 2021
12 / 15
Nexperia
HEF4521B
24-stage frequency divider and oscillator
14. Abbreviations
Table 13. Abbreviations
Acronym
CMOS
DUT
Description
Complementary Metal Oxide Semiconductor
Device Under Test
ESD
ElectroStatic Discharge
Human Body Model
HBM
MM
Machine Model
15. Revision history
Table 14. Revision history
Document ID
HEF4521B v.8
Modifications:
Release date
20211203
Data sheet status
Change notice
Supersedes
Product data sheet
-
HEF4521B v.7
•
The format of this data sheet has been redesigned to comply with the identity guidelines of
Nexperia.
•
•
•
Legal texts have been adapted to the new company name where appropriate.
Section 2 updated.
Section 14 added.
HEF4521B v.7
Modifications:
20160330
Type number HEF4521BP (SOT38-4) removed.
20111121 Product data sheet
Section Applications removed
Product data sheet
-
HEF4521B v.6
HEF4521B v.5
•
HEF4521B v.6
Modifications:
-
•
•
•
•
Table 4: added references to Table note [1] and [2]
Table 7: IOH minimum values changed to maximum
Fig. 11: space between "2" and "s" removed in figure notes [1] and [3]
HEF4521B v.5
20091105
20090421
19950101
19950101
Product data sheet
Product data sheet
Product specification
Product specification
-
-
-
-
HEF4521B v.4
HEF4521B_CNV v.3
HEF4521B_CNV v.2
-
HEF4521B v.4
HEF4521B_CNV v.3
HEF4521B_CNV v.2
©
HEF4521B
All information provided in this document is subject to legal disclaimers.
Nexperia B.V. 2021. All rights reserved
Product data sheet
Rev. 8 — 3 December 2021
13 / 15
Nexperia
HEF4521B
24-stage frequency divider and oscillator
injury, death or severe property or environmental damage. Nexperia and its
suppliers accept no liability for inclusion and/or use of Nexperia products in
such equipment or applications and therefore such inclusion and/or use is at
the customer’s own risk.
16. Legal information
Quick reference data — The Quick reference data is an extract of the
product data given in the Limiting values and Characteristics sections of this
document, and as such is not complete, exhaustive or legally binding.
Data sheet status
Document status Product
Definition
Applications — Applications that are described herein for any of these
products are for illustrative purposes only. Nexperia makes no representation
or warranty that such applications will be suitable for the specified use
without further testing or modification.
[1][2]
status [3]
Objective [short]
data sheet
Development
This document contains data from
the objective specification for
product development.
Customers are responsible for the design and operation of their applications
and products using Nexperia products, and Nexperia accepts no liability for
any assistance with applications or customer product design. It is customer’s
sole responsibility to determine whether the Nexperia product is suitable
and fit for the customer’s applications and products planned, as well as
for the planned application and use of customer’s third party customer(s).
Customers should provide appropriate design and operating safeguards to
minimize the risks associated with their applications and products.
Preliminary [short]
data sheet
Qualification
Production
This document contains data from
the preliminary specification.
Product [short]
data sheet
This document contains the product
specification.
[1] Please consult the most recently issued document before initiating or
completing a design.
Nexperia does not accept any liability related to any default, damage, costs
or problem which is based on any weakness or default in the customer’s
applications or products, or the application or use by customer’s third party
customer(s). Customer is responsible for doing all necessary testing for the
customer’s applications and products using Nexperia products in order to
avoid a default of the applications and the products or of the application or
use by customer’s third party customer(s). Nexperia does not accept any
liability in this respect.
[2] The term 'short data sheet' is explained in section "Definitions".
[3] The product status of device(s) described in this document may have
changed since this document was published and may differ in case of
multiple devices. The latest product status information is available on
the internet at https://www.nexperia.com.
Definitions
Limiting values — Stress above one or more limiting values (as defined in
the Absolute Maximum Ratings System of IEC 60134) will cause permanent
damage to the device. Limiting values are stress ratings only and (proper)
operation of the device at these or any other conditions above those
given in the Recommended operating conditions section (if present) or the
Characteristics sections of this document is not warranted. Constant or
repeated exposure to limiting values will permanently and irreversibly affect
the quality and reliability of the device.
Draft — The document is a draft version only. The content is still under
internal review and subject to formal approval, which may result in
modifications or additions. Nexperia does not give any representations or
warranties as to the accuracy or completeness of information included herein
and shall have no liability for the consequences of use of such information.
Short data sheet — A short data sheet is an extract from a full data sheet
with the same product type number(s) and title. A short data sheet is
intended for quick reference only and should not be relied upon to contain
detailed and full information. For detailed and full information see the relevant
full data sheet, which is available on request via the local Nexperia sales
office. In case of any inconsistency or conflict with the short data sheet, the
full data sheet shall prevail.
Terms and conditions of commercial sale — Nexperia products are
sold subject to the general terms and conditions of commercial sale, as
published at http://www.nexperia.com/profile/terms, unless otherwise agreed
in a valid written individual agreement. In case an individual agreement is
concluded only the terms and conditions of the respective agreement shall
apply. Nexperia hereby expressly objects to applying the customer’s general
terms and conditions with regard to the purchase of Nexperia products by
customer.
Product specification — The information and data provided in a Product
data sheet shall define the specification of the product as agreed between
Nexperia and its customer, unless Nexperia and customer have explicitly
agreed otherwise in writing. In no event however, shall an agreement be
valid in which the Nexperia product is deemed to offer functions and qualities
beyond those described in the Product data sheet.
No offer to sell or license — Nothing in this document may be interpreted
or construed as an offer to sell products that is open for acceptance or the
grant, conveyance or implication of any license under any copyrights, patents
or other industrial or intellectual property rights.
Export control — This document as well as the item(s) described herein
may be subject to export control regulations. Export might require a prior
authorization from competent authorities.
Disclaimers
Limited warranty and liability — Information in this document is believed
to be accurate and reliable. However, Nexperia does not give any
representations or warranties, expressed or implied, as to the accuracy
or completeness of such information and shall have no liability for the
consequences of use of such information. Nexperia takes no responsibility
for the content in this document if provided by an information source outside
of Nexperia.
Non-automotive qualified products — Unless this data sheet expressly
states that this specific Nexperia product is automotive qualified, the
product is not suitable for automotive use. It is neither qualified nor tested in
accordance with automotive testing or application requirements. Nexperia
accepts no liability for inclusion and/or use of non-automotive qualified
products in automotive equipment or applications.
In no event shall Nexperia be liable for any indirect, incidental, punitive,
special or consequential damages (including - without limitation - lost
profits, lost savings, business interruption, costs related to the removal
or replacement of any products or rework charges) whether or not such
damages are based on tort (including negligence), warranty, breach of
contract or any other legal theory.
In the event that customer uses the product for design-in and use in
automotive applications to automotive specifications and standards,
customer (a) shall use the product without Nexperia’s warranty of the
product for such automotive applications, use and specifications, and (b)
whenever customer uses the product for automotive applications beyond
Nexperia’s specifications such use shall be solely at customer’s own risk,
and (c) customer fully indemnifies Nexperia for any liability, damages or failed
product claims resulting from customer design and use of the product for
automotive applications beyond Nexperia’s standard warranty and Nexperia’s
product specifications.
Notwithstanding any damages that customer might incur for any reason
whatsoever, Nexperia’s aggregate and cumulative liability towards customer
for the products described herein shall be limited in accordance with the
Terms and conditions of commercial sale of Nexperia.
Translations — A non-English (translated) version of a document is for
reference only. The English version shall prevail in case of any discrepancy
between the translated and English versions.
Right to make changes — Nexperia reserves the right to make changes
to information published in this document, including without limitation
specifications and product descriptions, at any time and without notice. This
document supersedes and replaces all information supplied prior to the
publication hereof.
Trademarks
Suitability for use — Nexperia products are not designed, authorized or
warranted to be suitable for use in life support, life-critical or safety-critical
systems or equipment, nor in applications where failure or malfunction
of an Nexperia product can reasonably be expected to result in personal
Notice: All referenced brands, product names, service names and
trademarks are the property of their respective owners.
©
HEF4521B
All information provided in this document is subject to legal disclaimers.
Nexperia B.V. 2021. All rights reserved
Product data sheet
Rev. 8 — 3 December 2021
14 / 15
Nexperia
HEF4521B
24-stage frequency divider and oscillator
Contents
1. General description......................................................1
2. Features and benefits.................................................. 1
3. Ordering information....................................................1
4. Functional diagram.......................................................2
5. Pinning information......................................................4
5.1. Pinning.........................................................................4
5.2. Pin description.............................................................4
6. Count capacity..............................................................4
7. Functional test..............................................................5
8. Limiting values............................................................. 5
9. Recommended operating conditions..........................6
10. Static characteristics..................................................6
11. Dynamic characteristics.............................................7
11.1. Waveforms and test circuit........................................ 8
12. Application information............................................. 9
13. Package outline........................................................ 12
14. Abbreviations............................................................13
15. Revision history........................................................13
16. Legal information......................................................14
© Nexperia B.V. 2021. All rights reserved
For more information, please visit: http://www.nexperia.com
For sales office addresses, please send an email to: salesaddresses@nexperia.com
Date of release: 3 December 2021
©
HEF4521B
All information provided in this document is subject to legal disclaimers.
Nexperia B.V. 2021. All rights reserved
Product data sheet
Rev. 8 — 3 December 2021
15 / 15
相关型号:
HEF4521BT-T
IC 4000/14000/40000 SERIES, ASYN NEGATIVE EDGE TRIGGERED 24-BIT UP BINARY COUNTER, PDSO16, 3.90 MM, PLASTIC, MO-012, SOT-109-1, SOP-16, Counter
NXP
HEF4521BTD
IC 4000/14000/40000 SERIES, ASYN NEGATIVE EDGE TRIGGERED 24-BIT UP BINARY COUNTER, PDSO16, PLASTIC, SOT-109, SO-16, Counter
NXP
HEF4522BDF
IC 4000/14000/40000 SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT DOWN DECADE COUNTER, CDIP16, SOT-74, CERDIP-16, Counter
NXP
©2020 ICPDF网 联系我们和版权申明