PSMN4R0-25YLC [NEXPERIA]
N-channel 25 V 4.5 mΩ logic level MOSFET in LFPAKProduction;
| 型号： | PSMN4R0-25YLC |
| 厂家： | 
Nexperia |
| 描述： | N-channel 25 V 4.5 mΩ logic level MOSFET in LFPAKProduction 开关 脉冲 晶体管 |
| 文件： | 总15页 (文件大小：1002K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
PSMN4R0-25YLC
N-channel 25 V 4.5 mΩ logic level MOSFET in LFPAK
Rev. 01 — 2 December 2010
Product data sheet
1. Product profile
1.1 General description
Logic level enhancement mode N-channel MOSFET in LFPAK package. This product is
designed and qualified for use in a wide range of industrial, communications and domestic
equipment.
1.2 Features and benefits
High reliability Power SO8 package,
Optimised for 4.5V Gate drive utilising
qualified to 175°C
Superjunction technology
Low parasitic inductance and
Ultra low QG, QGD & QOSS for high
system efficiencies at low and high
loads
resistance
1.3 Applications
DC-to-DC converters
Load switching
Power OR-ing
Server power supplies
Sync rectifier
1.4 Quick reference data
Table 1.
Symbol
VDS
Quick reference data
Parameter
Conditions
Min Typ Max Unit
drain-source
voltage
Tj ≥ 25 °C; Tj ≤ 175 °C
-
-
-
-
-
25
84
61
V
ID
drain current
VGS = 10 V; Tmb = 25 °C;
see Figure 1
-
A
Ptot
Tj
total power
dissipation
Tmb = 25 °C; see Figure 2
-
W
junction
-55
175 °C
temperature
Static characteristics
RDSon drain-source
V
GS = 4.5 V; ID = 20 A;
-
-
4.5
3.5
5.8
4.5
mΩ
mΩ
on-state
resistance
Tj = 25 °C; see Figure 12
VGS = 10 V; ID = 20 A;
Tj = 25 °C; see Figure 12
PSMN4R0-25YLC
Nexperia
N-channel 25 V 4.5 mΩ logic level MOSFET in LFPAK
Table 1.
Symbol
Quick reference data …continued
Parameter Conditions
Min Typ Max Unit
Dynamic characteristics
QGD
gate-drain charge VGS = 4.5 V; ID = 20 A;
VDS 12 V; see Figure 14;
see Figure 15
-
-
3.5
-
-
nC
nC
QG(tot)
total gate charge VGS = 4.5 V; ID = 20 A;
10.9
VDS = 12 V; see Figure 14;
see Figure 15
2. Pinning information
Table 2.
Pinning information
Symbol Description
Pin
1
Simplified outline
Graphic symbol
S
S
S
G
D
source
source
source
gate
mb
D
S
2
3
G
4
mbb076
mb
mounting base; connected to
drain
1
2 3 4
SOT669 (LFPAK)
3. Ordering information
Table 3.
Ordering information
Type number
Package
Name
Description
Version
PSMN4R0-25YLC
LFPAK
plastic single-ended surface-mounted package (LFPAK); 4 leads SOT669
PSMN4R0-25YLC
All information provided in this document is subject to legal disclaimers.
©
Nexperia B.V. 2017. All rights reserved
Product data sheet
Rev. 01 — 2 December 2010
2 of 15
PSMN4R0-25YLC
Nexperia
N-channel 25 V 4.5 mΩ logic level MOSFET in LFPAK
4. Limiting values
Table 4.
Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134).
Symbol
VDS
Parameter
Conditions
Min
Max
25
Unit
V
drain-source voltage
drain-gate voltage
gate-source voltage
drain current
Tj ≥ 25 °C; Tj ≤ 175 °C
25 °C ≤ Tj ≤ 175 °C; RGS = 20 kΩ
-
VDGR
VGS
-
25
V
-20
20
V
ID
VGS = 10 V; Tmb = 25 °C; see Figure 1
VGS = 10 V; Tmb = 100 °C; see Figure 1
-
-
-
84
A
60
A
IDM
peak drain current
pulsed; tp ≤ 10 µs; Tmb = 25 °C;
336
A
see Figure 4
Ptot
total power dissipation
storage temperature
Tmb = 25 °C; see Figure 2
-
61
W
°C
°C
°C
V
Tstg
Tj
-55
-55
-
175
175
260
-
junction temperature
Tsld(M)
VESD
Source-drain diode
peak soldering temperature
electrostatic discharge voltage MM (JEDEC JESD22-A115)
200
IS
source current
peak source current
Tmb = 25 °C
-
-
55
A
A
ISM
pulsed; tp ≤ 10 µs; Tmb = 25 °C
336
Avalanche ruggedness
EDS(AL)S non-repetitive drain-source
avalanche energy
VGS = 10 V; Tj(init) = 25 °C; ID = 84 A;
Vsup ≤ 25 V; RGS = 50 Ω; unclamped;
see Figure 3
-
17.4
mJ
003aaf 505
03na19
120
100
ID
(A)
P
der
(%)
80
60
40
20
0
80
40
0
0
50
100
150
200
0
50
100
150
200
T
(°C)
mb
T
mb ( C)
Fig 1. Continuous drain current as function of
mounting base temperature
Fig 2. Normalized total power dissipation as a
function of mounting base temperature
PSMN4R0-25YLC
All information provided in this document is subject to legal disclaimers.
©
Nexperia B.V. 2017. All rights reserved
Product data sheet
Rev. 01 — 2 December 2010
3 of 15
PSMN4R0-25YLC
Nexperia
N-channel 25 V 4.5 mΩ logic level MOSFET in LFPAK
003aaf 519
103
IAL
(A)
102
(1)
(2)
10
1
10-1
10-3
10-2
10-1
1
10
tAL (ms)
Fig 3. Single pulse avalanche rating; avalanche current as a function of avalanche time
003aaf 506
104
ID
(A)
103
Limit RDSon = VDS / ID
102
t =10
p
s
100
s
DC
10
1
1 ms
10 ms
100 ms
10-1
10-1
1
10
102
V DS (V)
Fig 4. Transient thermal impedance from junction to mounting base as a function of pulse duration
PSMN4R0-25YLC
All information provided in this document is subject to legal disclaimers.
©
Nexperia B.V. 2017. All rights reserved
Product data sheet
Rev. 01 — 2 December 2010
4 of 15
PSMN4R0-25YLC
Nexperia
N-channel 25 V 4.5 mΩ logic level MOSFET in LFPAK
5. Thermal characteristics
Table 5.
Symbol
Rth(j-mb)
Thermal characteristics
Parameter
Conditions
Min
Typ
Max
Unit
thermal resistance
from junction to
mounting base
see Figure 5
-
1.4
2.4
K/W
003aaf 507
10
Zth(j-mb)
(K/W)
1
= 0.5
0.2
0.1
t
p
P
=
10-1
0.05
T
0.02
single shot
t
t
p
T
10-2
10-6
10-5
10-4
10-3
10-2
10-1
1
tp (s)
Fig 5. Transient thermal impedance from junction to mounting base as a function of pulse duration
PSMN4R0-25YLC
All information provided in this document is subject to legal disclaimers.
©
Nexperia B.V. 2017. All rights reserved
Product data sheet
Rev. 01 — 2 December 2010
5 of 15
PSMN4R0-25YLC
Nexperia
N-channel 25 V 4.5 mΩ logic level MOSFET in LFPAK
6. Characteristics
Table 6.
Symbol
Characteristics
Parameter
Conditions
Min
Typ
Max
Unit
Static characteristics
V(BR)DSS drain-source
breakdown voltage
ID = 250 µA; VGS = 0 V; Tj = 25 °C
ID = 250 µA; VGS = 0 V; Tj = -55 °C
25
-
-
V
V
V
22.5
1.05
-
-
VGS(th)
gate-source threshold ID = 1 mA; VDS = VGS; Tj = 25 °C;
1.53
1.95
voltage
see Figure 10
ID = 10 mA; VDS = VGS; Tj = 150 °C;
see Figure 11
0.5
-
-
-
-
V
V
VGS(th)
IDSS
gate-source threshold ID = 1 mA; VDS = VGS; Tj = -55 °C;
2.25
voltage
see Figure 11
drain leakage current
VDS = 25 V; VGS = 0 V; Tj = 25 °C
VDS = 25 V; VGS = 0 V; Tj = 150 °C
VGS = 16 V; VDS = 0 V; Tj = 25 °C
VGS = -16 V; VDS = 0 V; Tj = 25 °C
-
-
-
-
-
-
1
µA
µA
nA
nA
mΩ
-
100
100
100
5.8
IGSS
gate leakage current
-
-
RDSon
drain-source on-state
resistance
VGS = 4.5 V; ID = 20 A; Tj = 25 °C;
see Figure 12
4.5
VGS = 4.5 V; ID = 20 A; Tj = 150 °C;
see Figure 12; see Figure 13
-
-
-
-
-
9.85
4.5
mΩ
mΩ
mΩ
Ω
VGS = 10 V; ID = 20 A; Tj = 25 °C;
3.5
-
see Figure 12
VGS = 10 V; ID = 20 A; Tj = 150 °C;
see Figure 12; see Figure 13
7.65
4.2
RG
internal gate resistance f = 1 MHz
(AC)
2.1
Dynamic characteristics
QG(tot)
total gate charge
ID = 20 A; VDS = 12 V; VGS = 10 V;
see Figure 14; see Figure 15
-
-
22.8
21.1
-
-
nC
nC
ID = 0 A; VDS = 0 V; VGS = 10 V;
see Figure 14
ID = 20 A; VDS = 12 V; VGS = 4.5 V;
see Figure 14; see Figure 15
-
-
-
10.9
3.3
-
-
-
nC
nC
nC
QGS
gate-source charge
QGS(th)
pre-threshold
2.25
gate-source charge
QGS(th-pl)
QGD
post-threshold
gate-source charge
-
-
-
1.05
3.5
-
-
-
nC
nC
V
gate-drain charge
ID = 20 A; VDS 12 V; VGS = 4.5 V;
see Figure 14; see Figure 15
VGS(pl)
gate-source plateau
voltage
VDS = 12 V; see Figure 14;
see Figure 15
2.58
Ciss
Coss
Crss
input capacitance
output capacitance
VDS = 12 V; VGS = 0 V; f = 1 MHz;
Tj = 25 °C; see Figure 16
-
-
-
1407
354
119
-
-
-
pF
pF
pF
reverse transfer
capacitance
PSMN4R0-25YLC
All information provided in this document is subject to legal disclaimers.
©
Nexperia B.V. 2017. All rights reserved
Product data sheet
Rev. 01 — 2 December 2010
6 of 15
PSMN4R0-25YLC
Nexperia
N-channel 25 V 4.5 mΩ logic level MOSFET in LFPAK
Table 6.
Symbol
td(on)
tr
Characteristics …continued
Parameter
Conditions
Min
Typ
15.9
17.5
24
Max
Unit
ns
turn-on delay time
rise time
VDS = 12 V; RL = 0.5 Ω; VGS = 4.5 V;
RG(ext) = 4.7 Ω
-
-
-
-
-
-
-
-
-
-
ns
td(off)
tf
turn-off delay time
fall time
ns
9.9
ns
Qoss
output charge
VGS = 0 V; VDS = 12 V; f = 1 MHz;
Tj = 25 °C
7.32
nC
Source-drain diode
VSD
source-drain voltage
IS = 20 A; VGS = 0 V; Tj = 25 °C;
see Figure 17
-
0.8
1.1
V
trr
Qr
ta
reverse recovery time IS = 20 A; dIS/dt = -100 A/µs; VGS = 0 V;
-
-
-
24.5
16.1
14.9
-
-
-
ns
nC
ns
VDS = 12 V
recovered charge
reverse recovery rise
time
VGS = 0 V; IS = 20 A; dIS/dt = -100 A/µs;
V
DS = 12 V; see Figure 18
tb
reverse recovery fall
time
-
9.6
-
ns
003aaf 508
003aaf 509
80
60
40
20
0
16
RDSon
3.0
10
3.5
4.5
ID
(m
)
(A)
12
VGS (V) = 2.8
8
4
0
2.6
2.4
2.2
0
1
2
3
4
0
4
8
12
16
V
DS (V)
VGS (V)
Fig 6. Output characteristics; drain current as a
function of drain-source voltage; typical values
Fig 7. Drain-source on-state resistance as a function
of gate-source voltage; typical values
PSMN4R0-25YLC
All information provided in this document is subject to legal disclaimers.
©
Nexperia B.V. 2017. All rights reserved
Product data sheet
Rev. 01 — 2 December 2010
7 of 15
PSMN4R0-25YLC
Nexperia
N-channel 25 V 4.5 mΩ logic level MOSFET in LFPAK
003aaf 514
003aaf 516
100
80
gfs
(S)
80
ID
(A)
60
40
60
40
20
Tj = 150 C
Tj = 25 C
20
0
0
0
20
40
60
80
0
1
2
3
4
I
D (A)
V
GS (V)
Fig 8. Forward transconductance as a function of
drain current; typical values
Fig 9. Transfer characteristics; drain current as a
function of gate-source voltage; typical values
003aaf 513
003aaf 512
10-1
4
ID
VGS(th)
(V)
(A)
10-2
3
Ma x (1 mA)
10-3
2
Min
Typ
Ma x
ID=5mA
10-4
10-5
10-6
1mA
1
Min (5 mA)
0
-60
0
1
2
3
0
60
120
180
V
GS (V)
Tj ( C)
Fig 10. Sub-threshold drain current as a function of
gate-source voltage
Fig 11. Gate-source threshold voltage as a function of
junction temperature
PSMN4R0-25YLC
All information provided in this document is subject to legal disclaimers.
©
Nexperia B.V. 2017. All rights reserved
Product data sheet
Rev. 01 — 2 December 2010
8 of 15
PSMN4R0-25YLC
Nexperia
N-channel 25 V 4.5 mΩ logic level MOSFET in LFPAK
003aaf 510
003aaf 511
16
2
2.6
2.8
3.0
RDSon
a
(m)
VGS=4.5V
12
8
1.5
10V
1
0.5
0
VGS (V) = 3.5
4.5
4
10
0
0
20
40
60
80
-60
0
60
120
180
I
D (A)
Tj ( C)
Fig 12. Drain-source on-state resistance as a function
of drain current; typical values
Fig 13. Normalized drain-source on-state resistance
factor as a function of junction temperature
003aaf 517
10
V
DS
VGS
(V)
I
D
8
12V
V
GS(pl)
5V
6
V
GS(th)
GS
VDS = 20V
V
4
Q
Q
GS1
GS2
Q
Q
GD
GS
2
0
Q
G(tot)
003aaa508
0
10
20
30
Q
G (nC)
Fig 14. Gate charge waveform definitions
Fig 15. Gate-source voltage as a function of gate
charge; typical values
PSMN4R0-25YLC
All information provided in this document is subject to legal disclaimers.
©
Nexperia B.V. 2017. All rights reserved
Product data sheet
Rev. 01 — 2 December 2010
9 of 15
PSMN4R0-25YLC
Nexperia
N-channel 25 V 4.5 mΩ logic level MOSFET in LFPAK
003aaf 515
003aaf 518
104
80
IS
C
(pF)
(A)
60
40
20
Cis s
103
Coss
Crs s
102
Tj = 150 C
Tj = 25 C
10
0
10-1
1
10
102
0
0.3
0.6
0.9
1.2
VDS (V)
VSD (V)
Fig 16. Input, output and reverse transfer capacitances
as a function of drain-source voltage; typical
values
Fig 17. Source current as a function of source-drain
voltage; typical values
003aaf 444
ID
(A)
trr
ta
tb
0
0.25 I
RM
IRM
t (s)
Fig 18. Reverse recovery timing definition
PSMN4R0-25YLC
All information provided in this document is subject to legal disclaimers.
©
Nexperia B.V. 2017. All rights reserved
Product data sheet
Rev. 01 — 2 December 2010
10 of 15
PSMN4R0-25YLC
Nexperia
N-channel 25 V 4.5 mΩ logic level MOSFET in LFPAK
7. Package outline
Plastic single-ended surface-mounted package (LFPAK); 4 leads
SOT669
A
2
E
A
C
c
E
b
b
2
1
2
L
3
1
mounting
base
b
4
D
1
D
H
L
2
1
2
3
4
X
e
w
M
c
A
b
1/2 e
A
(A )
3
C
A
1
θ
L
detail X
y
C
0
2.5
5 mm
scale
DIMENSIONS (mm are the original dimensions)
(1)
D
(1)
D
(1)
(1)
1
A
A
A
H
L
L
L
2
w
y
θ
UNIT
A
b
b
b
b
c
c
E
E
1
e
1
2
3
1
2
3
4
2
max
1.20 0.15 1.10
1.01 0.00 0.95
0.50 4.41 2.2 0.9 0.25 0.30 4.10
0.35 3.62 2.0 0.7 0.19 0.24 3.80
5.0 3.3
4.8 3.1
6.2 0.85 1.3 1.3
5.8 0.40 0.8 0.8
8°
0°
mm
0.25
4.20
1.27
0.25 0.1
Note
1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
REFERENCES
OUTLINE
EUROPEAN
PROJECTION
ISSUE DATE
VERSION
IEC
JEDEC
JEITA
04-10-13
06-03-16
SOT669
MO-235
Fig 19. Package outline SOT669 (LFPAK)
PSMN4R0-25YLC
All information provided in this document is subject to legal disclaimers.
©
Nexperia B.V. 2017. All rights reserved
Product data sheet
Rev. 01 — 2 December 2010
11 of 15
PSMN4R0-25YLC
Nexperia
N-channel 25 V 4.5 mΩ logic level MOSFET in LFPAK
8. Revision history
Table 7.
Revision history
Release date
Document ID
Data sheet status
Change notice
Supersedes
PSMN4R0-25YLC v.1 20101202
Product data sheet
-
-
PSMN4R0-25YLC
All information provided in this document is subject to legal disclaimers.
©
Nexperia B.V. 2017. All rights reserved
Product data sheet
Rev. 01 — 2 December 2010
12 of 15
PSMN4R0-25YLC
Nexperia
N-channel 25 V 4.5 mΩ logic level MOSFET in LFPAK
9. Legal information
9.1 Data sheet status
Document status[1][2]
Product status[3]
Definition
Objective [short] data sheet
Development
This document contains data from the objective specification for product development.
This document contains data from the preliminary specification.
This document contains the product specification.
Preliminary [short] data sheet Qualification
Product [short] data sheet Production
[1]
[2]
[3]
Please consult the most recently issued document before initiating or completing a design.
The term 'short data sheet' is explained in section "Definitions".
The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product
status information is available on the Internet at URL http://www.nexperia.com.
Suitability for use — Nexperia products are not designed,
9.2 Definitions
Draft — The document is a draft version only. The content is still under
internal review and subject to formal approval, which may result in
modifications or additions. Nexperia does not give any
representations or warranties as to the accuracy or completeness of
information included herein and shall have no liability for the consequences of
use of such information.
authorized or warranted to be suitable for use in life support, life-critical or
safety-critical systems or equipment, nor in applications where failure or
malfunction of a Nexperia product can reasonably be expected
to result in personal injury, death or severe property or environmental
damage. Nexperia accepts no liability for inclusion and/or use of
Nexperia products in such equipment or applications and
therefore such inclusion and/or use is at the customer’s own risk.
Quick reference data — The Quick reference data is an extract of the
product data given in the Limiting values and Characteristics sections of this
document, and as such is not complete, exhaustive or legally binding.
Short data sheet — A short data sheet is an extract from a full data sheet
with the same product type number(s) and title. A short data sheet is intended
for quick reference only and should not be relied upon to contain detailed and
full information. For detailed and full information see the relevant full data
sheet, which is available on request via the local Nexperia sales
office. In case of any inconsistency or conflict with the short data sheet, the
full data sheet shall prevail.
Applications — Applications that are described herein for any of these
products are for illustrative purposes only. Nexperia makes no
representation or warranty that such applications will be suitable for the
specified use without further testing or modification.
Product specification — The information and data provided in a Product
data sheet shall define the specification of the product as agreed between
Nexperia and its customer, unless Nexperia and
Customers are responsible for the design and operation of their applications
and products using Nexperia products, and Nexperia
accepts no liability for any assistance with applications or customer product
design. It is customer’s sole responsibility to determine whether the Nexperia
product is suitable and fit for the customer’s applications and
products planned, as well as for the planned application and use of
customer’s third party customer(s). Customers should provide appropriate
design and operating safeguards to minimize the risks associated with their
applications and products.
customer have explicitly agreed otherwise in writing. In no event however,
shall an agreement be valid in which the Nexperia product is
deemed to offer functions and qualities beyond those described in the
Product data sheet.
9.3 Disclaimers
Limited warranty and liability — Information in this document is believed to
be accurate and reliable. However, Nexperia does not give any
representations or warranties, expressed or implied, as to the accuracy or
completeness of such information and shall have no liability for the
consequences of use of such information.
Nexperia does not accept any liability related to any default,
damage, costs or problem which is based on any weakness or default in the
customer’s applications or products, or the application or use by customer’s
third party customer(s). Customer is responsible for doing all necessary
testing for the customer’s applications and products using Nexperia
products in order to avoid a default of the applications and
In no event shall Nexperia be liable for any indirect, incidental,
punitive, special or consequential damages (including - without limitation - lost
profits, lost savings, business interruption, costs related to the removal or
replacement of any products or rework charges) whether or not such
damages are based on tort (including negligence), warranty, breach of
contract or any other legal theory.
the products or of the application or use by customer’s third party
customer(s). Nexperia does not accept any liability in this respect.
Limiting values — Stress above one or more limiting values (as defined in
the Absolute Maximum Ratings System of IEC 60134) will cause permanent
damage to the device. Limiting values are stress ratings only and (proper)
operation of the device at these or any other conditions above those given in
the Recommended operating conditions section (if present) or the
Characteristics sections of this document is not warranted. Constant or
repeated exposure to limiting values will permanently and irreversibly affect
the quality and reliability of the device.
Notwithstanding any damages that customer might incur for any reason
whatsoever, Nexperia’s aggregate and cumulative liability towards
customer for the products described herein shall be limited in accordance
with the Terms and conditions of commercial sale of Nexperia.
Right to make changes — Nexperia reserves the right to make
changes to information published in this document, including without
limitation specifications and product descriptions, at any time and without
notice. This document supersedes and replaces all information supplied prior
to the publication hereof.
Terms and conditions of commercial sale — Nexperia
products are sold subject to the general terms and conditions of commercial
sale, as published at http://www.nexperia.com/profile/terms, unless otherwise
agreed in a valid written individual agreement. In case an individual
agreement is concluded only the terms and conditions of the respective
PSMN4R0-25YLC
All information provided in this document is subject to legal disclaimers.
©
Nexperia B.V. 2017. All rights reserved
Product data sheet
Rev. 01 — 2 December 2010
13 of 15
PSMN4R0-25YLC
Nexperia
N-channel 25 V 4.5 mΩ logic level MOSFET in LFPAK
agreement shall apply. Nexperia hereby expressly objects to
applying the customer’s general terms and conditions with regard to the
purchase of Nexperia products by customer.
product for such automotive applications, use and specifications, and (b)
whenever customer uses the product for automotive applications beyond
Nexperia’s specifications such use shall be solely at customer’s
own risk, and (c) customer fully indemnifies Nexperia for any
No offer to sell or license — Nothing in this document may be interpreted or
construed as an offer to sell products that is open for acceptance or the grant,
conveyance or implication of any license under any copyrights, patents or
other industrial or intellectual property rights.
liability, damages or failed product claims resulting from customer design and
use of the product for automotive applications beyond Nexperia’s
standard warranty and Nexperia’s product specifications.
Export control — This document as well as the item(s) described herein may
be subject to export control regulations. Export might require a prior
authorization from national authorities.
9.4 Trademarks
Notice: All referenced brands, product names, service names and trademarks
are the property of their respective owners.
Non-automotive qualified products — Unless this data sheet expressly
states that this specific Nexperia product is automotive qualified,
the product is not suitable for automotive use. It is neither qualified nor tested
in accordance with automotive testing or application requirements. Nexperia
accepts no liability for inclusion and/or use of
non-automotive qualified products in automotive equipment or applications.
In the event that customer uses the product for design-in and use in
automotive applications to automotive specifications and standards, customer
(a) shall use the product without Nexperia’s warranty of the
10. Contact information
For more information, please visit: http://www.nexperia.com
For sales office addresses, please send an email to: salesaddresses@nexperia.com
PSMN4R0-25YLC
All information provided in this document is subject to legal disclaimers.
©
Nexperia B.V. 2017. All rights reserved
Product data sheet
Rev. 01 — 2 December 2010
14 of 15
PSMN4R0-25YLC
Nexperia
N-channel 25 V 4.5 mΩ logic level MOSFET in LFPAK
11. Contents
1
Product profile . . . . . . . . . . . . . . . . . . . . . . . . . . .1
1.1
1.2
1.3
1.4
General description . . . . . . . . . . . . . . . . . . . . . .1
Features and benefits. . . . . . . . . . . . . . . . . . . . .1
Applications . . . . . . . . . . . . . . . . . . . . . . . . . . . .1
Quick reference data . . . . . . . . . . . . . . . . . . . . .1
2
3
4
5
6
7
8
Pinning information. . . . . . . . . . . . . . . . . . . . . . .2
Ordering information. . . . . . . . . . . . . . . . . . . . . .2
Limiting values. . . . . . . . . . . . . . . . . . . . . . . . . . .3
Thermal characteristics . . . . . . . . . . . . . . . . . . .5
Characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . .6
Package outline . . . . . . . . . . . . . . . . . . . . . . . . .11
Revision history. . . . . . . . . . . . . . . . . . . . . . . . .12
9
Legal information. . . . . . . . . . . . . . . . . . . . . . . .13
Data sheet status . . . . . . . . . . . . . . . . . . . . . . .13
Definitions. . . . . . . . . . . . . . . . . . . . . . . . . . . . .13
Disclaimers. . . . . . . . . . . . . . . . . . . . . . . . . . . .13
Trademarks. . . . . . . . . . . . . . . . . . . . . . . . . . . .14
9.1
9.2
9.3
9.4
10
Contact information. . . . . . . . . . . . . . . . . . . . . .14
© Nexperia B.V. 2017. All rights reserved
For more information, please visit: http://www.nexperia.com
For sales office addresses, please send an email to: salesaddresses@nexperia.com
Date of release: 02 December 2010
相关型号：
PSMN4R0-30YLD
N-channel 30 V, 4.0 mΩ logic level MOSFET in LFPAK56 using NextPowerS3 TechnologyProduction
NEXPERIA
PSMN4R0-30YLDX
PSMN4R0-30YLD - N-channel 30 V, 4.0 mΩ logic level MOSFET in LFPAK56 using NextPowerS3 Technology SOIC 4-Pin
NXP
PSMN4R1-30YLC
N-channel 30 V 4.35mΩ logic level MOSFET in LFPAK using NextPower technologyProduction
NEXPERIA
©2020 ICPDF网 联系我们和版权申明