NJW1341 [NJRC]
8input-2output Video Switch with Isolation Amplifier & small AC-coupled Video Driver; 8input - 2输出视频开关用隔离放大器和小型交流耦合的视频驱动程序
| 型号： | NJW1341 |
| 厂家： | 
NEW JAPAN RADIO |
| 描述： | 8input-2output Video Switch with Isolation Amplifier & small AC-coupled Video Driver |
| 文件： | 总6页 (文件大小：117K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
NJW1341
8input-2output Video Switch
with Isolation Amplifier & small AC-coupled Video Driver
■ GENERAL DESCRIPTION
■ PACKAGE OUTLINE
The NJW1341 is 8-Input,2-Output Video Switch.
The NJW1341 consists of switch and isolation
amplifiers(2input) and Video Driver which features small
AC-coupled(1output).
2
All of functions are controlled by I C Bus.
NJW1341VC3
■APPLICATIONS
■Car AVN
■Any Video System
■ FEATURES
■ Operating Voltage
4.5 to 9.5V
■ Small AC-coupled video amplifier (VOUT2)
■ Isolation Amplifiers(VIN1,2)
■ 8in-2out Video Switch
■ Common Mode Rejection Ratio -50dB typ
■ Bi-CMOS Technology
■ I2C BUS interface
■ Package Outline
SSOP20-C3
■ BLOCK DIAGRAM
+
-
VIN1
Buffer
VGND1
VIN2
VOUT1
+
-
Mute
Mute
VGND2
VIN3
6dB
75Ω Driver
47µF 75Ω
+
VIN4
VIN5
VIN6
VIN7
VIN8
VOUT2
SREF
VSAG
SSIG
SDA
I2C BUS
SCL
VDD
V+
GND
Ver.2
- 1 -
NJW1341
ABSOLUTE MAXIMUM RATING (Ta=25°C)
PARAMETER
SYMBOL
RATINGS
VCC:+13,VDD:+7
1,000(note1)
-40 to +85
UNIT
V
V+
Supply Voltage
Power Dissipation
Operating Temperature Range
Storage Temperature Range
PD
mW
°C
Topr
Tstg
-40 to +150
°C
(note1)At on a board of EIA/JEDEC specification. (114.3 x 76.2 x 1.6mm 2 layers, FR-4)
ELECTRICAL CHARACTERISTICS(V+=5V,Ta=25oC)
PARAMETER
Operating Voltage 1
Operating Voltage 1
Operating Current 1
SYMBOL
VCC
TEST CONDITION
MIN.
4.5
4.5
-
TYP.
5
MAX. UNIT
9.5
5.5
40
V
V
VDD
5
ICC1
No,signal
25
mA
mA
Operating Current 2
Operating Current 3
Operating Current 4
ICC2
ICC3
Isave
OUT2 power save
-
-
10
20
2
15
OUT1power save
35
4
mA
mA
OUT1,OUT2 power save
Maximum
Vvom
Gv1
Gv2
Gf
f=100kHz,THD=1%
2.4
-
-
1.0
6.5
1.0
-
Vp-p
dB
dB
dB
%
Output Voltage
OUT1,Vin=1MHz,1.0Vp-p,Sine
Voltage Gain1
-1.0
0
Signal
OUT2,Vin=1MHz,1.0Vp-p,Sine
Voltage Gain2
5.5
6.0
0
Signal
Low Pass Filter
Characteristic 1
Vin=10MHz /1MHz, 1.0Vp-p sine
wave
-1.0
Differential Gain
Differential Phase
S/N Ratio
DG
Vin=1.0Vp-p,10step Video Signal
-
-
-
-
0.5
0.5
60
-55
-60
DP
Vin=1.0Vp-p,10step Video Signal
-
deg
dB
dB
dB
Vin=1.0Vp-p, 100% White video
signal,RL=75Ω, 100KHz to 6MHz
SN
-
Common mode
Rejection Ratio
CMR
CT
Vin=20kHz, 1.0Vp-p Sine Signal
-
CrossTalk
Vin=4.43MHz, 1.0Vp-p Sine Signal
- 2 -
NJW1341
■ TEST CIRCUIT
75Ω
+
IN1
VOUT1
SREF
VSAG
SSIG
VOUT2
VCC
1
2
20
19
18
17
16
15
14
13
12
11
22u
2kΩ
1u
1u
1u
1u
1u
1u
1u
1u
1u
1u
IN1G
IN2
68k
68k
1u
0.1u
3
75Ω
IN2G
IN3
4
+
5
47u
75Ω
75Ω
75Ω
75Ω
75Ω
75Ω
75Ω
75Ω
IN4
6
+
VCC
4.5V-9.5V
0.1u
47u
IN5
GND
7
IN6
VDD
8
+
VDD
4.5V-5.5V
47u
IN7
9
IN8
SCL
10
- 3 -
NJW1341
TIMING on the I2C BUS (SDA, SCL)
SDA
tBUF
tr
tf
tr
tf
tHD:STA
tSP
tSU:DAT
SCL
tHD:STA
tSU:STA
tSU:STO
tLOW
tHIGH
tHD:DAT
S
S
Sr
P
CHARACTERISTICS OF BUS LINES (SDA, SCL) FOR I2C BUS DEVICES
I2C BUS Load Conditions
STANDARD MODE :
FAST MODE :
Pull up resistance 4kΩ (Connected to +3.3V), Load capacitance 200pF (Connected to GND)
Pull up resistance 4k (Connected to +3.3V), Load capacitance 50pF (Connected to GND)
Ω
Standard mode
Fast mode
SYM
BOL
PARAMETER
UNIT
MAX
MIN.
TYP.
MIN. TYP. MAX.
.
Low Level Input Voltage
High Level Input Voltage
VIL
VIH
0.0
2.7
-
-
-
-
-
1.5
5.0
0.0
2.7
0.25
0
-
-
-
-
1.5
5.0
-
V
V
V
V
Hysteresis of Schmitt Trigger Inputs
Vhys
VOL
-
Low level Output Voltage (3mA at SDA pin)
0
0.4
0.4
20
Output Fall Time From VIHmin to VILmax with a Bus
tof
tSP
Ii
-
-
-
-
-
250
-
-
-
-
250
50
ns
ns
µA
Capacitance from 10pF to 400pF
+0.1Cb
Pulse width of spikes which must be suppressed
by the input filter
0
Input Current each I/O pin with an Input
-10
10
-10
10
Voltage between 0.1 and 0.9VDDmax
Capacitance for each I/O pin
SCL Clock Frequency
Ci
fSCL
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
10
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
10
pF
kHz
µs
µs
µs
µs
µs
ns
ns
ns
µs
µs
pF
V
100
400
Data Transfer Start Minimum Waiting Time
Low Level Clock Pulse Width
High Level Clock Pulse Width
Minimum Start Preparation Waiting Time
Minimum Data Hold Time NOTE)
Minimum Data Preparation Time
Rise Time
tHD:STA
tLOW
tHIGH
tSU:STA
tHD:DAT
tSU:DAT
tr
4.0
4.7
4.0
4.7
0.0
250
-
-
0.6
1.3
0.6
0.6
0.0
100
-
-
-
-
-
-
-
-
3.45
0.9
-
-
1000
300
Fall Time
tf
-
300
-
300
Minimum Stop Preparation Waiting Time
Data Change Minimum Waiting Time
Capacitive load for each bus line
Noise Margin at the Low Level
Noise Margin at the High Level
tSU:STO
tBUF
4.0
4.7
-
-
0.6
1.3
-
-
-
-
Cb
400
400
VnL
0.5
1
-
-
0.5
1
-
-
VnH
V
Cb ; total capacitance of one bus line in pF.
NOTE). Please hold the Data Hold Time (tHD:DAT) to 300ns or more to avoid status of unstable at SCL falling edge.
- 4 -
NJW1341
■ DEFINITION OF I2C REGISTER
♦ I2C BUS FORMAT
MSB
LSB
MSB
LSB
S
Slave Address
8bit
A
Data
8bit
A
P
1bit
1bit
1bit 1bit
S: Starting Term
A: Acknowledge Bit
P: Ending Term
♦ SLAVE ADDRESS
MSB
LSB
0
0
0
1
0
0
0
0
R/W=0: Receive Only
R/W=1: Data is not transmitted.
♦ CONTROL REGISTER DEFAULT VALUE
Control register default values are as follows :
BIT
D4
0
D3
0
D2
0
D1
D0
0
D7
0
D6
0
D5
0
Data
0
♦ INSTRUCTION CODE
BIT
D4
D3
D2
D1
D0
D7
D6
D5
OUT1
Data
OUT2
MUTE
OUT1 Select
OUT2 Select
MUTE
♦
MUTE TABLE
MUTE
OUT1
D7
0
MUTE OFF
MUTE ON
1
MUTE
OUT2
D3
0
MUTE OFF
MUTE ON
1
MUTE OFF: Active mode
MUTE ON: Power save mode
- 5 -
NJW1341
♦ VOUT SELECT TABLE
OUT1 Select
OUT1
D4
0
D6
0
D5
0
VIN1
VIN2
VIN3
VIN4
VIN5
VIN6
VIN7
VIN8
0
0
1
0
1
0
0
1
1
1
0
0
1
0
1
1
1
0
1
1
1
OUT2 Select
OUT2
D0
0
D2
0
D1
0
VIN1
VIN2
VIN3
VIN4
VIN5
VIN6
VIN7
VIN8
0
0
1
0
1
0
0
1
1
1
0
0
1
0
1
1
1
0
1
1
1
[CAUTION]
The specifications on this databook are only
given for information , without any guarantee
as regards either mistakes or omissions. The
application circuits in this databook are
described only to show representative usages
of the product and not intended for the
guarantee or permission of any right including
the industrial rights.
- 6 -
相关型号：
NJW1351WE4
Video Amplifier, 1 Channel(s), 1 Func, BICMOS, PBGA9, 1.4 X 1.5 MM, 0.45 MM PITCH, WPCSP-9
NJRC
©2020 ICPDF网 联系我们和版权申明