74FCT534 [NSC]

Octal D Flip-Flop with TRI-STATE Outputs; 八路D触发器具有​​三态输出
74FCT534
型号: 74FCT534
厂家: National Semiconductor    National Semiconductor
描述:

Octal D Flip-Flop with TRI-STATE Outputs
八路D触发器具有​​三态输出

触发器
文件: 总8页 (文件大小:132K)
中文:  中文翻译
下载:  下载PDF数据表文档文件
April 1993  
74FCT534  
Octal D Flip-Flop with TRI-STATE Outputs  
É
General Description  
Features  
Y
g
reduced to 40.0 mA and 2.5 mA  
OZ  
I
and I  
The ’FCT534 is a high-speed, low-power octal D-type flip-  
flop featuring separate D-type inputs for each flip-flop and  
TRI-STATE outputs for bus-oriented applications. A buff-  
ered Clock (CP) and Output Enable (OE) are common to all  
flip-flops. FACTTM FCT utilizes NSC quiet series technology  
to provide improved quiet output switching and dynamic  
threshold performance.  
CC  
respectively  
Y
NSC 54/74FCT534 is pin and functionally equivalent to  
IDT 54/74FCT534  
Y
Y
Y
Y
Y
Y
Y
Edge-triggered D-type inputs  
Buffered positive edge-triggered clock  
Input clamp diodes to limit bus reflections  
TTL/CMOS input and output level compatible  
FACT FCT features GTOTM output control and undershoot  
corrector in addition to a split ground bus for superior per-  
formance. The ’FCT534 is the same as the ’FCT374 except  
that the outputs are inverted.  
e
CMOS power levels  
I
48 mA  
OL  
t
ESD immunity  
4 kV typ  
Logic Symbols  
Connection Diagram  
Pin Assignment  
for DIP and SOIC  
IEEE/IEC  
TL/F/10665–1  
TL/F/10665–3  
TL/F/10665–2  
Pin Names  
Description  
D D  
0
Data Inputs  
7
CP  
OE  
Clock Pulse Input  
TRI-STATE Output Enable Input  
Complementary TRI-STATE Outputs  
O O  
0
7
TRI-STATEÉ is a registered trademark of National Semiconductor Corporation.  
FACTTM and GTOTM are trademarks of National Semiconductor Corporation.  
C
1995 National Semiconductor Corporation  
TL/F/10665  
RRD-B30M105/Printed in U. S. A.  
Functional Description  
The ’FCT534 consists of eight edge-triggered flip-flops with  
individual D-type inputs and TRI-STATE complementary  
outputs. The buffered clock and buffered Output Enable are  
common to all flip-flops. The eight flip-flops will store the  
state of their individual D inputs that meet the setup and  
hold times requirements on the LOW-to-HIGH Clock (CP)  
transition. With the Output Enable (OE) LOW, the contents  
of the eight flip-flops are available at the outputs. When the  
OE is HIGH, the outputs go to the high impedance state.  
Operation of the OE input does not affect the state of the  
flip-flops.  
Logic Diagram  
TL/F/10665–5  
Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.  
Function Table  
Inputs  
OE  
Output  
O
CP  
D
L
L
L
L
L
H
L
L
H
L
X
X
O
0
X
H
Z
e
e
e
H
L
HIGH Voltage Level  
LOW Voltage Level  
Immaterial  
X
e
L
LOW-to-HIGH Clock Transition  
High Impedance  
e
Z
e
O
0
Value stored from previous clock cycle  
2
Absolute Maximum Ratings (Note 1)  
If Military/Aerospace specified devices are required,  
please contact the National Semiconductor Sales  
Office/Distributors for availability and specifications.  
Recommended Operating  
Conditions  
Supply Voltage (V  
74FCT  
)
CC  
4.75V to 5.25V  
Terminal Voltage with Respect  
)
Input Voltage  
0V to V  
CC  
CC  
to GND (V  
74FCT  
TERM  
Output Voltage  
0V to V  
b
a
0.5V to 7.0V  
Operating Temperature (T )  
A
74FCT  
Temperature Under Bias (T  
74FCT  
)
BIAS  
b
a
0 C to 70 C  
§
§
b
a
55 C to 125 C  
§
§
Junction Temperature (T )  
J
PDIP  
Storage Temperature (T  
74FCT  
)
STG  
140 C  
§
b
a
55 C to 125 C  
§
§
120 mA  
Note: All commercial packaging is not recommended for applications requir-  
a
ing greater than 2000 temperature cycles from 40 C to 125 C.  
DC Output Current (I  
OUT  
)
b
§
§
Note 1: Absolute maximum ratings are those values beyond which damage  
to the device may occur. Exposure to absolute maximum rating conditions  
for extended periods may affect reliability. The databook specifications  
should be met, without exception, to ensure that the system design is reli-  
able over its power supply, temperature, and output/input loading variables.  
DC Characteristics for ’FCTA Family Devices  
CC  
e
specified for the appropriate device type: Com: V  
Typical values are at V  
5.0V, 25 C ambient and maximum loading. For test conditions shown as Max, use the value  
§
e
e
a
0 C to 70 C; V  
e
b
V 0.2V.  
CC  
g
5.0V 5%, T  
§
§
CC  
A
HC  
74FCTA  
Typ  
Symbol  
Parameter  
Units  
Conditions  
Min  
Max  
V
V
Minimum High Level  
Input Voltage  
IH  
2.0  
V
V
Maximum Low Level  
Input Voltage  
IL  
0.8  
e
e
e
e
V
I
I
I
Input High Current  
5.0  
5.0  
V
CC  
V
CC  
V
CC  
Max  
Max  
Max  
V
V
IH  
I
CC  
mA  
mA  
e
2.7V (Note 2)  
I
b
b
e
e
Input Low Current  
5.0  
5.0  
V
V
0.5V (Note 2)  
GND  
IL  
I
I
e
V
CC  
Maximum TRI-STATE Current  
2.5  
2.5  
V
V
V
V
OZ  
O
O
O
O
e
e
e
2.7V (Note 2)  
0.5V (Note 2)  
GND  
mA  
b
b
2.5  
2.5  
b
b
e
e
e
e
e b  
Min; I 18 mA  
N
V
Clamp Diode Voltage  
Short Circuit Current  
0.7  
1.2  
V
V
V
V
IK  
CC  
CC  
CC  
b
b
e
Max (Note 1); V  
O
I
60  
120  
mA  
GND  
e b  
0.2V or V ; I  
HC OH  
OS  
e
V
Minimum High Level  
Output Voltage  
2.8  
3.0  
3V; V  
32 mA  
300 mA  
15 mA  
OH  
OL  
IN  
V
V
e b  
e b  
V
HC  
V
CC  
V
V
Min  
I
I
CC  
OH  
e
2.4  
4.3  
V
or V  
IL  
IN  
IH  
OH  
e
e
e
3V; V  
IN  
Min  
e
0.2V or V ; I 300 mA  
HC OL  
V
Maximum Low Level  
Output Voltage  
GND  
0.2  
V
CC  
e
e
GND  
0.3  
0.2  
0.5  
V
V
I
I
300 mA  
CC  
OL  
e
V
or V  
IL  
48 mA  
IN  
IH  
OL  
3
DC Characteristics for ’FCT Family Devices (Continued)  
e
specified for the appropriate device type: Com: V  
Typical values are at V  
5.0V, 25 C ambient and maximum loading. For test conditions shown as Max, use the value  
§
CC  
e
e
a
0 C to 70 C; V  
e
b
V 0.2V.  
CC  
g
5.0V 5%, T  
§
§
CC  
A
HC  
74FCT  
Typ  
Symbol  
Parameter  
Units  
Conditions  
Min  
Max  
e
I
Maximum Quiescent  
Supply Current  
V
V
Max  
CC  
CC  
t
s
0.2V  
1.0  
0.5  
40.0  
mA  
V
, V  
HC IN  
IN  
e
f
I
0
e
DI  
Quiescent Supply Current;  
TTL Inputs HIGH  
V
V
Max  
CC  
CC  
2.0  
mA  
e
3.4V (Note 3)  
IN  
t
s
e
Outputs Open  
I
Dynamic Power  
V
Max  
V
V
V
HC  
0.2V  
CCD  
CC  
IN  
Supply Current (Note 4)  
IN  
0.15  
0.25  
mA/MHz  
e
OE  
GND  
One Input Toggling  
50% Duty Cycle  
t
s
e
Outputs Open  
I
Total Power Supply  
Current (Note 6)  
V
CC  
Max  
V
V
V
HC  
C
IN  
1.5  
1.8  
3.0  
4.0  
6.0  
0.2V  
IN  
e
e
f
10 MHz  
GND  
CP  
OE  
e
f
I
5 MHz  
e
e
V
V
3.4V  
GND  
IN  
One Bit Toggling  
50% Duty Cycle  
IN  
mA  
t
s
(Note 5)  
e
Outputs Open  
V
V
V
HC  
IN  
V
CC  
Max  
0.2V  
IN  
7.8  
e
e
OE  
GND  
f
f
10 MHz  
CP  
e
2.5 MHz  
I
e
e
V
V
3.4V  
GND  
IN  
Eight Bits Toggling  
50% Duty Cycle  
5.0  
16.8  
IN  
V
H
Input Hysteresis  
on Clock Only  
200  
mV  
Note 1: Maximum test duration not to exceed one second, not more than one output shorted at one time.  
Note 2: This parameter guaranteed but not tested.  
e
Note 3: Per TTL driven input (V  
3.4V); all other inputs at V  
or GND.  
CC  
IN  
Note 4: This parameter is not directly testable, but is derived for use in Total Power Supply calculations.  
Note 5: Values for these conditions are examples of the I formula. These limits are guaranteed but not tested.  
CC  
e
e
a
a
I
INPUTS DYNAMIC  
Note 6: I  
I
I
C
QUIESCENT  
a
a
a
I (f /2 f  
CCD CP I  
I
I
I
DI  
D
H
N
N )  
I
C
CC  
CC  
T
e
Quiescent Current  
CC  
e
e
3.4V)  
DI  
CC  
Power Supply Current for a TTL High Input (V  
IN  
e
e
D
Duty Cycle for TTL inputs High  
H
T
N
Number of Inputs at D  
H
e
I
Dynamic Current Caused by an Input Transition Pair (HLH or LHL)  
Clock Frequency for Register Devices (Zero for Non-Register Devices)  
CCD  
e
f
CP  
e
f
I
Input Frequency  
e
N
Numbers of Inputs at f  
I
I
All currents are in milliamps and all frequencies are in megahertz.  
4
AC Electrical Characteristics  
74FCT  
74FCT  
e a  
e
e
50 pF  
T
25 C  
§
5.0V  
T
, V  
Com  
A
A
CC  
e
Symbol  
Parameter  
Units  
V
C
L
CC  
Min  
Typ  
6.5  
9.0  
6.0  
1.0  
0.5  
4.0  
Max  
10.0  
12.5  
8.0  
(Note 1)  
t
t
Propagation Delay  
PLH  
1.5  
ns  
ns  
ns  
ns  
ns  
ns  
C
P
to On  
PHL  
t
t
Output Enable  
Time  
PZH  
1.5  
1.5  
2.0  
1.5  
7.0  
PZL  
t
t
Output Disable  
Time  
PHZ  
PLZ  
t
t
t
Set Up Time High or Low  
Dn to CP  
s
Hold Time High or Low  
Dn to CP  
h
w
CP Pulse Width  
High or Low  
Note 1: Minimum limits guaranteed but not tested on propagation delays.  
e a  
e
I
Capacitance T  
25 C, f  
§
1.0 MHz  
Typ  
A
Symbol  
Parameter  
Max  
Units  
pF  
Conditions  
e
C
C
Input Capacitance  
Output Capacitance  
6
8
10  
12  
V
V
0V  
IN  
IN  
e
pF  
0V  
OUT  
OUT  
Note: This parameter is measured at characterization but not tested.  
for 74FCT only.  
C
OUT  
Ordering Information  
The device number is used to form part of a simplified purchasing code where a package type and temperature range are  
defined as follows:  
74FCT 534  
P
C
QR  
Temperature Range Family  
Special Variations  
e
e
e
74FCT  
Device Type  
Package Code  
Commercial TTL-Compatible  
X
QR  
Devices shipped in 13 reels  
×
Commercial grade device  
with burn-in  
Temperature Range  
e
e
e
P
S
Plastic DIP  
Small Outline (SOIC)  
a
Commercial (0 C to 70 C)  
C
§
§
5
6
Physical Dimensions inches (millimeters)  
20-Lead Small Outline Integrated Circuit (S)  
NS Package Number M20B  
7
Physical Dimensions inches (millimeters) (Continued)  
20-Lead Plastic Dual-In-Line Package (P)  
NS Package Number N20B  
LIFE SUPPORT POLICY  
NATIONAL’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT  
DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL  
SEMICONDUCTOR CORPORATION. As used herein:  
1. Life support devices or systems are devices or  
systems which, (a) are intended for surgical implant  
into the body, or (b) support or sustain life, and whose  
failure to perform, when properly used in accordance  
with instructions for use provided in the labeling, can  
be reasonably expected to result in a significant injury  
to the user.  
2. A critical component is any component of a life  
support device or system whose failure to perform can  
be reasonably expected to cause the failure of the life  
support device or system, or to affect its safety or  
effectiveness.  
National Semiconductor  
Corporation  
National Semiconductor  
Europe  
National Semiconductor  
Hong Kong Ltd.  
National Semiconductor  
Japan Ltd.  
a
1111 West Bardin Road  
Arlington, TX 76017  
Tel: 1(800) 272-9959  
Fax: 1(800) 737-7018  
Fax:  
(
49) 0-180-530 85 86  
@
13th Floor, Straight Block,  
Ocean Centre, 5 Canton Rd.  
Tsimshatsui, Kowloon  
Hong Kong  
Tel: (852) 2737-1600  
Fax: (852) 2736-9960  
Tel: 81-043-299-2309  
Fax: 81-043-299-2408  
Email: cnjwge tevm2.nsc.com  
a
a
a
a
Deutsch Tel:  
English Tel:  
Fran3ais Tel:  
Italiano Tel:  
(
(
(
(
49) 0-180-530 85 85  
49) 0-180-532 78 32  
49) 0-180-532 93 58  
49) 0-180-534 16 80  
National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.  

相关型号:

74FCT534ADC

Octal D-Type Flip-Flop
ETC

74FCT534ADCQR

Octal D-Type Flip-Flop
ETC

74FCT534ADCX

Octal D-Type Flip-Flop
ETC

74FCT534AE

Jbar-Kbar Flip-Flop, 8-Func, Positive Edge Triggered, CMOS, CDFP20
IDT

74FCT534AFC

Octal D-Type Flip-Flop
ETC

74FCT534AFCQR

Octal D-Type Flip-Flop
ETC

74FCT534AFCX

Octal D-Type Flip-Flop
ETC

74FCT534AJ

Jbar-Kbar Flip-Flop, 8-Func, Positive Edge Triggered, CMOS, PQCC20
IDT

74FCT534AL

Jbar-Kbar Flip-Flop, 8-Func, Positive Edge Triggered, CMOS, CQCC20
IDT

74FCT534ALC

Octal D-Type Flip-Flop
ETC

74FCT534ALCQR

Octal D-Type Flip-Flop
ETC

74FCT534ALCX

Octal D-Type Flip-Flop
ETC