74AHC139D-T [NXP]

IC AHC SERIES, OTHER DECODER/DRIVER, INVERTED OUTPUT, PDSO16, 3.90 MM, PLASTIC, SOT-109-1, SO-16, Decoder/Driver;
74AHC139D-T
型号: 74AHC139D-T
厂家: NXP    NXP
描述:

IC AHC SERIES, OTHER DECODER/DRIVER, INVERTED OUTPUT, PDSO16, 3.90 MM, PLASTIC, SOT-109-1, SO-16, Decoder/Driver

驱动 光电二极管 输出元件 逻辑集成电路
文件: 总14页 (文件大小:75K)
中文:  中文翻译
下载:  下载PDF数据表文档文件
74AHC139; 74AHCT139  
Dual 2-to-4 line decoder/demultiplexer  
Rev. 02 — 9 May 2008  
Product data sheet  
1. General description  
The 74AHC139; 74AHCT139 is a high-speed Si-gate CMOS device and is pin compatible  
with Low-power Schottky TTL (LSTTL). It is specified in compliance with JEDEC standard  
No. 7-A.  
The 74AHC139; 74AHCT139 is a high-speed, dual 2-to-4 line decoder/demultiplexer. This  
device has two independent decoders, each accepting two binary weighted inputs (nA0  
and nA1) and providing four mutually exclusive active LOW outputs (nY0 to nY3). Each  
decoder has an active LOW enable input (nE). When nE is HIGH, every output is forced  
HIGH. The enable input can be used as the data input for a 1-to-4 demultiplexer  
application.  
The 74AHC139; 74AHCT139 is identical to the HEF4556 of the HE4000B family.  
2. Features  
I Balanced propagation delays  
I All inputs have Schmitt-trigger actions  
I Inputs accept voltages higher than VCC  
I Input levels:  
N For 74AHC139: CMOS level  
N For 74AHCT139: TTL level  
I ESD protection:  
N HBM EIA/JESD22-A114E exceeds 2000 V  
N MM EIA/JESD22-A115-A exceeds 200 V  
N CDM EIA/JESD22-C101C exceeds 1000 V  
I Multiple package options  
I Specified from 40 °C to +85 °C and from 40 °C to +125 °C  
3. Ordering information  
Table 1.  
Ordering information  
Type number  
Package  
Temperature range Name  
Description  
Version  
74AHC139  
74AHC139D  
40 °C to +125 °C  
40 °C to +125 °C  
SO16  
plastic small outline package; 16 leads;  
body width 3.9 mm  
SOT109-1  
SOT403-1  
74AHC139PW  
TSSOP16  
plastic thin shrink small outline package; 16 leads;  
body width 4.4 mm  
 
 
 
74AHC139; 74AHCT139  
NXP Semiconductors  
Dual 2-to-4 line decoder/demultiplexer  
Table 1.  
Ordering information …continued  
Type number  
Package  
Temperature range Name  
Description  
Version  
74AHCT139  
74AHCT139D  
40 °C to +125 °C  
SO16  
plastic small outline package; 16 leads;  
body width 3.9 mm  
SOT109-1  
SOT403-1  
74AHCT139PW 40 °C to +125 °C  
TSSOP16  
plastic thin shrink small outline package; 16 leads;  
body width 4.4 mm  
4. Functional diagram  
1
1E  
4
4
5
6
7
DX  
X/Y  
0
1
2
3
0
1
2
3
4
5
6
7
2
3
1
2
3
1
1Y0  
0
1
5
6
7
1
0
G
2
1A0  
1A1  
1Y1  
1Y2  
1Y3  
2Y0  
2Y1  
2Y2  
2Y3  
3
2
3
EN  
12  
12  
11  
10  
9
12  
11  
10  
9
DX  
X/Y  
0
1
2
3
0
1
2
3
14  
13  
11  
10  
9
14  
13  
15  
14  
13  
15  
2A0  
2A1  
0
1
1
0
G
3
2
EN  
2E  
15  
(a)  
(b)  
mna779  
mna781  
a = demultiplexer and b = decoder  
Fig 1. Logic symbol  
Fig 2. IEC logic symbol  
1Y0  
1Y1  
1Y2  
1Y3  
4
5
6
7
1A0  
1A1  
2
3
DECODER  
1E  
1
2Y0  
2Y1  
12  
11  
2A0  
2A1  
14  
13  
DECODER  
2Y2 10  
9
2Y3  
2E  
15  
mna780  
Fig 3. Functional diagram  
74AHC_AHCT139_2  
© NXP B.V. 2008. All rights reserved.  
Product data sheet  
Rev. 02 — 9 May 2008  
2 of 14  
 
74AHC139; 74AHCT139  
NXP Semiconductors  
Dual 2-to-4 line decoder/demultiplexer  
5. Pinning information  
5.1 Pinning  
1
2
3
4
5
6
7
8
16  
15  
14  
13  
12  
11  
10  
9
1E  
1A0  
1A1  
1Y0  
1Y1  
1Y2  
1Y3  
GND  
V
CC  
2E  
2A0  
2A1  
2Y0  
2Y1  
2Y2  
2Y3  
139  
001aad029  
Fig 4. Pin configuration  
5.2 Pin description  
Table 2.  
Symbol  
1E  
Pin description  
Pin  
Description  
1
enable input (active LOW)  
address input  
address input  
output  
1A0  
1A1  
1Y0  
1Y1  
1Y2  
1Y3  
GND  
2Y3  
2Y2  
2Y1  
2Y0  
2A1  
2A0  
2E  
2
3
4
5
output  
6
output  
7
output  
8
ground (0 V)  
output  
9
10  
11  
12  
13  
14  
15  
16  
output  
output  
output  
address input  
address input  
enable input (active LOW)  
supply voltage  
VCC  
74AHC_AHCT139_2  
© NXP B.V. 2008. All rights reserved.  
Product data sheet  
Rev. 02 — 9 May 2008  
3 of 14  
 
 
 
74AHC139; 74AHCT139  
NXP Semiconductors  
Dual 2-to-4 line decoder/demultiplexer  
6. Functional description  
Table 3.  
Function table[1]  
Control  
Input  
Output  
nE  
H
nA0  
X
nA1  
X
nY0  
H
nY1  
H
nY2  
H
nY3  
H
L
L
L
L
H
H
H
H
L
H
L
H
H
L
H
H
H
L
H
H
H
H
H
H
L
[1] H = HIGH voltage level;  
L = LOW voltage level;  
X = don’t care.  
7. Limiting values  
Table 4.  
Limiting values  
In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).  
Symbol Parameter  
Conditions  
Min  
0.5  
0.5  
20  
20  
25  
-
Max  
+7.0  
+7.0  
-
Unit  
V
VCC  
VI  
supply voltage  
input voltage  
V
[1]  
[1]  
IIK  
input clamping current  
output clamping current  
output current  
VI < 0.5 V  
mA  
mA  
mA  
mA  
mA  
°C  
IOK  
IO  
VO < 0.5 V or VO > VCC + 0.5 V  
VO = 0.5 V to (VCC + 0.5 V)  
+20  
+25  
+75  
-
ICC  
IGND  
Tstg  
Ptot  
supply current  
ground current  
75  
65  
-
storage temperature  
total power dissipation  
+150  
500  
[2]  
Tamb = 40 °C to +125 °C  
mW  
[1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.  
[2] For SO16 packages: above 70 °C the value of Ptot derates linearly at 8 mW/K.  
For TSSOP16 packages: above 60 °C the value of Ptot derates linearly at 5.5 mW/K.  
74AHC_AHCT139_2  
© NXP B.V. 2008. All rights reserved.  
Product data sheet  
Rev. 02 — 9 May 2008  
4 of 14  
 
 
 
 
 
74AHC139; 74AHCT139  
NXP Semiconductors  
Dual 2-to-4 line decoder/demultiplexer  
8. Recommended operating conditions  
Table 5.  
Operating conditions  
Symbol Parameter  
74AHC139  
Conditions  
Min  
Typ  
Max  
Unit  
VCC  
VI  
supply voltage  
2.0  
5.0  
5.5  
V
input voltage  
0
-
5.5  
V
VO  
output voltage  
0
-
VCC  
+125  
100  
20  
V
Tamb  
t/V  
ambient temperature  
input transition rise and fall rate  
40  
+25  
°C  
ns/V  
ns/V  
VCC = 3.0 V to 3.6 V  
VCC = 4.5 V to 5.5 V  
-
-
-
-
74AHCT139  
VCC  
VI  
supply voltage  
4.5  
0
5.0  
5.5  
V
input voltage  
-
5.5  
V
VO  
output voltage  
0
-
VCC  
+125  
20  
V
Tamb  
t/V  
ambient temperature  
input transition rise and fall rate  
40  
-
+25  
-
°C  
ns/V  
VCC = 4.5 V to 5.5 V  
9. Static characteristics  
Table 6.  
Static characteristics  
At recommended operating conditions; voltages are referenced to GND (ground = 0 V).  
Symbol Parameter  
Conditions  
25 °C  
Min Typ  
40 °C to +85 °C 40 °C to +125 °C Unit  
Max  
Min  
Max  
Min  
Max  
74AHC139  
VIH  
HIGH-level  
input voltage  
VCC = 2.0 V  
1.5  
-
-
-
-
-
-
-
-
1.5  
-
-
1.5  
-
-
V
V
V
V
V
V
VCC = 3.0 V  
2.1  
2.1  
2.1  
VCC = 5.5 V  
3.85  
-
3.85  
-
3.85  
-
VIL  
LOW-level  
input voltage  
VCC = 2.0 V  
-
-
-
0.5  
0.9  
1.65  
-
-
-
0.5  
0.9  
1.65  
-
-
-
0.5  
0.9  
1.65  
VCC = 3.0 V  
VCC = 5.5 V  
VOH  
HIGH-level  
output voltage  
VI = VIH or VIL  
IO = 50 µA; VCC = 2.0 V  
IO = 50 µA; VCC = 3.0 V  
IO = 50 µA; VCC = 4.5 V  
1.9  
2.9  
4.4  
2.0  
3.0  
4.5  
-
-
-
-
-
-
1.9  
2.9  
-
-
-
-
-
1.9  
2.9  
-
-
-
-
-
V
V
V
V
V
4.4  
4.4  
IO = 4.0 mA; VCC = 3.0 V 2.58  
IO = 8.0 mA; VCC = 4.5 V 3.94  
VI = VIH or VIL  
2.48  
3.80  
2.40  
3.70  
-
VOL  
LOW-level  
output voltage  
IO = 50 µA; VCC = 2.0 V  
IO = 50 µA; VCC = 3.0 V  
IO = 50 µA; VCC = 4.5 V  
IO = 4.0 mA; VCC = 3.0 V  
IO = 8.0 mA; VCC = 4.5 V  
-
-
-
-
-
0
0
0
-
0.1  
0.1  
-
-
-
-
-
0.1  
0.1  
-
-
-
-
-
0.1  
0.1  
V
V
V
V
V
0.1  
0.1  
0.1  
0.36  
0.36  
0.44  
0.44  
0.55  
0.55  
-
74AHC_AHCT139_2  
© NXP B.V. 2008. All rights reserved.  
Product data sheet  
Rev. 02 — 9 May 2008  
5 of 14  
 
 
 
74AHC139; 74AHCT139  
NXP Semiconductors  
Dual 2-to-4 line decoder/demultiplexer  
Table 6.  
Static characteristics …continued  
At recommended operating conditions; voltages are referenced to GND (ground = 0 V).  
Symbol Parameter Conditions 25 °C 40 °C to +85 °C 40 °C to +125 °C Unit  
Min Typ  
Max  
Min  
Max  
Min  
Max  
II  
input leakage VI = 5.5 V or GND;  
current CC = 0 V to 5.5 V  
-
-
-
-
-
0.1  
-
1.0  
-
2.0  
µA  
µA  
pF  
pF  
V
ICC  
CI  
CO  
supply current VI = VCC or GND; IO = 0 A;  
CC = 5.5 V  
-
4.0  
10  
-
-
-
-
40  
10  
-
-
-
-
80  
10  
-
V
input  
VI = VCC or GND  
3
4
capacitance  
output  
capacitance  
74AHCT139  
VIH  
HIGH-level  
input voltage  
VCC = 4.5 V to 5.5 V  
VCC = 4.5 V to 5.5 V  
2.0  
-
-
-
-
2.0  
-
-
2.0  
-
-
V
V
VIL  
LOW-level  
0.8  
0.8  
0.8  
input voltage  
VOH  
HIGH-level  
output voltage  
VI = VIH or VIL; VCC = 4.5 V  
IO = 50 µA  
4.4  
4.5  
-
-
-
4.4  
-
-
4.4  
-
-
V
V
IO = 8.0 mA  
3.94  
3.80  
3.70  
VOL  
LOW-level  
output voltage  
VI = VIH or VIL; VCC = 4.5 V  
IO = 50 µA  
-
-
-
0
-
0.1  
0.36  
0.1  
-
-
-
0.1  
0.44  
1.0  
-
-
-
0.1  
0.55  
2.0  
V
IO = 8.0 mA  
V
II  
input leakage VI = 5.5 V or GND;  
current CC = 0 V to 5.5 V  
-
µA  
V
ICC  
ICC  
supply current VI = VCC or GND; IO = 0 A;  
CC = 5.5 V  
-
-
-
-
4.0  
-
-
40  
-
-
80  
µA  
V
additional  
per input pin;  
1.35  
1.5  
1.5  
mA  
supply current VI = VCC 2.1 V; other pins  
at VCC or GND; IO = 0 A;  
VCC = 4.5 V to 5.5 V  
CI  
input  
capacitance  
VI = VCC or GND  
-
-
3
4
10  
-
-
-
10  
-
-
-
10  
-
pF  
pF  
CO  
output  
capacitance  
74AHC_AHCT139_2  
© NXP B.V. 2008. All rights reserved.  
Product data sheet  
Rev. 02 — 9 May 2008  
6 of 14  
74AHC139; 74AHCT139  
NXP Semiconductors  
Dual 2-to-4 line decoder/demultiplexer  
10. Dynamic characteristics  
Table 7.  
Dynamic characteristics  
Voltages are referenced to GND (ground = 0 V); for test circuit see Figure 7.  
Symbol Parameter Conditions  
74AHC139  
25 °C  
Min Typ[1] Max  
40 °C to +85 °C 40 °C to +125 °C Unit  
Min  
Max  
Min  
Max  
[2]  
[2]  
[3]  
tpd  
propagation nAn to nYn; see Figure 5  
delay  
VCC = 3.0 V to 3.6 V  
CL = 15 pF  
-
-
5.5 11.0  
7.9 14.5  
1.0  
1.0  
13.0  
16.5  
1.0  
1.0  
14.0  
18.5  
ns  
ns  
CL = 50 pF  
VCC = 4.5 V to 5.5 V  
CL = 15 pF  
-
-
3.9  
5.6  
7.2  
9.2  
1.0  
1.0  
8.5  
1.0  
1.0  
9.0  
ns  
ns  
CL = 50 pF  
10.5  
11.5  
nE to nYn; see Figure 6  
VCC = 3.0 V to 3.6 V  
CL = 15 pF  
-
-
4.8  
9.2  
1.0  
1.0  
11.0  
14.5  
1.0  
1.0  
11.5  
16.0  
ns  
ns  
CL = 50 pF  
6.9 12.7  
VCC = 4.5 V to 5.5 V  
CL = 15 pF  
-
-
-
3.4  
4.9  
26  
6.3  
8.3  
-
1.0  
1.0  
-
7.5  
9.5  
-
1.0  
1.0  
-
8.0  
10.5  
-
ns  
ns  
pF  
CL = 50 pF  
CPD  
power  
fi = 1 MHz; VI = GND to VCC  
dissipation  
capacitance  
74AHCT139; VCC = 4.5 V to 5.5 V  
[2]  
[2]  
[3]  
tpd  
propagation nAn to nYn; see Figure 5  
delay  
CL = 15 pF  
-
-
4.7  
6.5  
7.2  
9.2  
1.0  
1.0  
8.5  
1.0  
1.0  
9.0  
ns  
ns  
CL = 50 pF  
10.5  
11.5  
nE to nYn; see Figure 6  
CL = 15 pF  
-
-
-
3.6  
5.2  
23  
6.3  
8.3  
-
1.0  
1.0  
-
7.5  
9.5  
-
1.0  
1.0  
-
8.0  
10.5  
-
ns  
ns  
pF  
CL = 50 pF  
CPD  
power  
fi = 1 MHz; VI = GND to VCC  
dissipation  
capacitance  
[1] Typical values are measured at nominal supply voltage (VCC = 3.3 V and VCC = 5.0 V).  
[2] tpd is the same as tPLH and tPHL  
.
[3] CPD is used to determine the dynamic power dissipation (PD in µW).  
PD = CPD × VCC2 × fi × N + Σ(CL × VCC2 × fo) where:  
fi = input frequency in MHz;  
fo = output frequency in MHz;  
CL = output load capacitance in pF;  
VCC = supply voltage in V;  
N = number of inputs switching;  
Σ(CL × VCC2 × fo) = sum of the outputs.  
74AHC_AHCT139_2  
© NXP B.V. 2008. All rights reserved.  
Product data sheet  
Rev. 02 — 9 May 2008  
7 of 14  
 
 
 
 
74AHC139; 74AHCT139  
NXP Semiconductors  
Dual 2-to-4 line decoder/demultiplexer  
11. Waveforms  
V
I
V
nAn input  
M
GND  
t
t
PLH  
PHL  
V
OH  
V
nYn output  
M
V
OL  
mna782  
Measurement points are given in Table 8.  
VOL and VOH are typical voltage output levels that occur with the output load.  
Fig 5. Address input to output propagation delays  
V
I
V
M
nE input  
GND  
t
t
PLH  
PHL  
V
OH  
V
nYn output  
M
V
OL  
mna783  
Measurement points are given in Table 8.  
VOL and VOH are typical voltage output levels that occur with the output load.  
Fig 6. Enable input to output propagation delays  
Table 8.  
Type  
Measurement points  
Input  
VM  
Output  
VM  
74AHC139  
0.5 × VCC  
1.5 V  
0.5 × VCC  
0.5 × VCC  
74AHCT139  
74AHC_AHCT139_2  
© NXP B.V. 2008. All rights reserved.  
Product data sheet  
Rev. 02 — 9 May 2008  
8 of 14  
 
 
74AHC139; 74AHCT139  
NXP Semiconductors  
Dual 2-to-4 line decoder/demultiplexer  
t
W
V
I
90 %  
negative  
pulse  
V
V
V
V
M
M
10 %  
GND  
t
t
r
f
t
t
f
r
V
I
90 %  
positive  
pulse  
M
M
10 %  
GND  
t
W
V
CC  
V
V
O
I
G
DUT  
R
T
C
L
001aah768  
Test data is given in Table 9.  
Definitions test circuit:  
RT = termination resistance should be equal to output impedance Zo of the pulse generator.  
CL = load capacitance including jig and probe capacitance.  
Fig 7. Load circuitry for measuring switching times  
Table 9.  
Type  
Test data  
Input  
VI  
Load  
Test  
tr, tf  
CL  
74AHC139  
VCC  
3.0 V  
3.0 ns  
3.0 ns  
15 pF, 50 pF  
15 pF, 50 pF  
tPLH, tPHL  
tPLH, tPHL  
74AHCT139  
74AHC_AHCT139_2  
© NXP B.V. 2008. All rights reserved.  
Product data sheet  
Rev. 02 — 9 May 2008  
9 of 14  
 
74AHC139; 74AHCT139  
NXP Semiconductors  
Dual 2-to-4 line decoder/demultiplexer  
12. Package outline  
SO16: plastic small outline package; 16 leads; body width 3.9 mm  
SOT109-1  
D
E
A
X
v
c
y
H
M
A
E
Z
16  
9
Q
A
2
A
(A )  
3
A
1
pin 1 index  
θ
L
p
L
1
8
e
w
M
detail X  
b
p
0
2.5  
scale  
5 mm  
DIMENSIONS (inch dimensions are derived from the original mm dimensions)  
A
(1)  
(1)  
(1)  
UNIT  
A
A
A
b
c
D
E
e
H
L
L
p
Q
v
w
y
Z
θ
1
2
3
p
E
max.  
0.25  
0.10  
1.45  
1.25  
0.49  
0.36  
0.25  
0.19  
10.0  
9.8  
4.0  
3.8  
6.2  
5.8  
1.0  
0.4  
0.7  
0.6  
0.7  
0.3  
mm  
1.27  
0.05  
1.05  
0.041  
1.75  
0.25  
0.01  
0.25  
0.01  
0.25  
0.1  
8o  
0o  
0.010 0.057  
0.004 0.049  
0.019 0.0100 0.39  
0.014 0.0075 0.38  
0.16  
0.15  
0.244  
0.228  
0.039 0.028  
0.016 0.020  
0.028  
0.012  
inches  
0.069  
0.01 0.004  
Note  
1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.  
REFERENCES  
OUTLINE  
EUROPEAN  
PROJECTION  
ISSUE DATE  
VERSION  
IEC  
JEDEC  
JEITA  
99-12-27  
03-02-19  
SOT109-1  
076E07  
MS-012  
Fig 8. Package outline SOT109-1 (SO16)  
74AHC_AHCT139_2  
© NXP B.V. 2008. All rights reserved.  
Product data sheet  
Rev. 02 — 9 May 2008  
10 of 14  
 
74AHC139; 74AHCT139  
NXP Semiconductors  
Dual 2-to-4 line decoder/demultiplexer  
TSSOP16: plastic thin shrink small outline package; 16 leads; body width 4.4 mm  
SOT403-1  
D
E
A
X
c
y
H
v
M
A
E
Z
9
16  
Q
(A )  
3
A
2
A
A
1
pin 1 index  
θ
L
p
L
1
8
detail X  
w
M
b
p
e
0
2.5  
5 mm  
scale  
DIMENSIONS (mm are the original dimensions)  
A
(1)  
(2)  
(1)  
UNIT  
A
A
A
b
c
D
E
e
H
L
L
Q
v
w
y
Z
θ
1
2
3
p
E
p
max.  
8o  
0o  
0.15  
0.05  
0.95  
0.80  
0.30  
0.19  
0.2  
0.1  
5.1  
4.9  
4.5  
4.3  
6.6  
6.2  
0.75  
0.50  
0.4  
0.3  
0.40  
0.06  
mm  
1.1  
0.65  
0.25  
1
0.2  
0.13  
0.1  
Notes  
1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.  
2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.  
REFERENCES  
OUTLINE  
EUROPEAN  
PROJECTION  
ISSUE DATE  
VERSION  
IEC  
JEDEC  
JEITA  
99-12-27  
03-02-18  
SOT403-1  
MO-153  
Fig 9. Package outline SOT403-1 (TSSOP16)  
74AHC_AHCT139_2  
© NXP B.V. 2008. All rights reserved.  
Product data sheet  
Rev. 02 — 9 May 2008  
11 of 14  
74AHC139; 74AHCT139  
NXP Semiconductors  
Dual 2-to-4 line decoder/demultiplexer  
13. Abbreviations  
Table 10. Abbreviations  
Acronym  
CDM  
Description  
Charged Device Model  
CMOS  
DUT  
Complementary Metal-Oxide Semiconductor  
Device Under Test  
ESD  
ElectroStatic Discharge  
Human Body Model  
HBM  
LSTTL  
MM  
Low-power Schottky Transistor-Transistor Logic  
Machine Model  
14. Revision history  
Table 11. Revision history  
Document ID  
Release date  
20080509  
Data sheet status  
Change notice  
Supersedes  
74AHC_AHCT139_2  
Modifications:  
Product data sheet  
-
74AHC_AHCT139_1  
The format of this data sheet has been redesigned to comply with the new identity  
guidelines of NXP Semiconductors.  
Legal texts have been adapted to the new company name where appropriate.  
Table 6: the conditions for input leakage current have been changed.  
74AHC_AHCT139_1  
19990901  
Product specification  
-
-
74AHC_AHCT139_2  
© NXP B.V. 2008. All rights reserved.  
Product data sheet  
Rev. 02 — 9 May 2008  
12 of 14  
 
 
74AHC139; 74AHCT139  
NXP Semiconductors  
Dual 2-to-4 line decoder/demultiplexer  
15. Legal information  
15.1 Data sheet status  
Document status[1][2]  
Product status[3]  
Development  
Definition  
Objective [short] data sheet  
This document contains data from the objective specification for product development.  
This document contains data from the preliminary specification.  
This document contains the product specification.  
Preliminary [short] data sheet Qualification  
Product [short] data sheet Production  
[1]  
[2]  
[3]  
Please consult the most recently issued document before initiating or completing a design.  
The term ‘short data sheet’ is explained in section “Definitions”.  
The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status  
information is available on the Internet at URL http://www.nxp.com.  
malfunction of an NXP Semiconductors product can reasonably be expected  
15.2 Definitions  
to result in personal injury, death or severe property or environmental  
damage. NXP Semiconductors accepts no liability for inclusion and/or use of  
NXP Semiconductors products in such equipment or applications and  
therefore such inclusion and/or use is at the customer’s own risk.  
Draft — The document is a draft version only. The content is still under  
internal review and subject to formal approval, which may result in  
modifications or additions. NXP Semiconductors does not give any  
representations or warranties as to the accuracy or completeness of  
information included herein and shall have no liability for the consequences of  
use of such information.  
Applications — Applications that are described herein for any of these  
products are for illustrative purposes only. NXP Semiconductors makes no  
representation or warranty that such applications will be suitable for the  
specified use without further testing or modification.  
Short data sheet — A short data sheet is an extract from a full data sheet  
with the same product type number(s) and title. A short data sheet is intended  
for quick reference only and should not be relied upon to contain detailed and  
full information. For detailed and full information see the relevant full data  
sheet, which is available on request via the local NXP Semiconductors sales  
office. In case of any inconsistency or conflict with the short data sheet, the  
full data sheet shall prevail.  
Limiting values — Stress above one or more limiting values (as defined in  
the Absolute Maximum Ratings System of IEC 60134) may cause permanent  
damage to the device. Limiting values are stress ratings only and operation of  
the device at these or any other conditions above those given in the  
Characteristics sections of this document is not implied. Exposure to limiting  
values for extended periods may affect device reliability.  
Terms and conditions of sale — NXP Semiconductors products are sold  
subject to the general terms and conditions of commercial sale, as published  
at http://www.nxp.com/profile/terms, including those pertaining to warranty,  
intellectual property rights infringement and limitation of liability, unless  
explicitly otherwise agreed to in writing by NXP Semiconductors. In case of  
any inconsistency or conflict between information in this document and such  
terms and conditions, the latter will prevail.  
15.3 Disclaimers  
General — Information in this document is believed to be accurate and  
reliable. However, NXP Semiconductors does not give any representations or  
warranties, expressed or implied, as to the accuracy or completeness of such  
information and shall have no liability for the consequences of use of such  
information.  
No offer to sell or license — Nothing in this document may be interpreted  
or construed as an offer to sell products that is open for acceptance or the  
grant, conveyance or implication of any license under any copyrights, patents  
or other industrial or intellectual property rights.  
Right to make changes — NXP Semiconductors reserves the right to make  
changes to information published in this document, including without  
limitation specifications and product descriptions, at any time and without  
notice. This document supersedes and replaces all information supplied prior  
to the publication hereof.  
15.4 Trademarks  
Notice: All referenced brands, product names, service names and trademarks  
are the property of their respective owners.  
Suitability for use — NXP Semiconductors products are not designed,  
authorized or warranted to be suitable for use in medical, military, aircraft,  
space or life support equipment, nor in applications where failure or  
16. Contact information  
For more information, please visit: http://www.nxp.com  
For sales office addresses, please send an email to: salesaddresses@nxp.com  
74AHC_AHCT139_2  
© NXP B.V. 2008. All rights reserved.  
Product data sheet  
Rev. 02 — 9 May 2008  
13 of 14  
 
 
 
 
 
 
74AHC139; 74AHCT139  
NXP Semiconductors  
Dual 2-to-4 line decoder/demultiplexer  
17. Contents  
1
2
3
4
General description . . . . . . . . . . . . . . . . . . . . . . 1  
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1  
Ordering information. . . . . . . . . . . . . . . . . . . . . 1  
Functional diagram . . . . . . . . . . . . . . . . . . . . . . 2  
5
5.1  
5.2  
Pinning information. . . . . . . . . . . . . . . . . . . . . . 3  
Pinning . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3  
Pin description . . . . . . . . . . . . . . . . . . . . . . . . . 3  
6
Functional description . . . . . . . . . . . . . . . . . . . 4  
Limiting values. . . . . . . . . . . . . . . . . . . . . . . . . . 4  
Recommended operating conditions. . . . . . . . 5  
Static characteristics. . . . . . . . . . . . . . . . . . . . . 5  
Dynamic characteristics . . . . . . . . . . . . . . . . . . 7  
Waveforms . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8  
Package outline . . . . . . . . . . . . . . . . . . . . . . . . 10  
Abbreviations. . . . . . . . . . . . . . . . . . . . . . . . . . 12  
Revision history. . . . . . . . . . . . . . . . . . . . . . . . 12  
7
8
9
10  
11  
12  
13  
14  
15  
Legal information. . . . . . . . . . . . . . . . . . . . . . . 13  
Data sheet status . . . . . . . . . . . . . . . . . . . . . . 13  
Definitions. . . . . . . . . . . . . . . . . . . . . . . . . . . . 13  
Disclaimers . . . . . . . . . . . . . . . . . . . . . . . . . . . 13  
Trademarks. . . . . . . . . . . . . . . . . . . . . . . . . . . 13  
15.1  
15.2  
15.3  
15.4  
16  
17  
Contact information. . . . . . . . . . . . . . . . . . . . . 13  
Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14  
Please be aware that important notices concerning this document and the product(s)  
described herein, have been included in section ‘Legal information’.  
© NXP B.V. 2008.  
All rights reserved.  
For more information, please visit: http://www.nxp.com  
For sales office addresses, please send an email to: salesaddresses@nxp.com  
Date of release: 9 May 2008  
Document identifier: 74AHC_AHCT139_2  
 

相关型号:

74AHC139PW

Dual 2-to-4 line decoder/demultiplexer
NXP

74AHC139PW

Dual 2-to-4 line decoder/demultiplexerProduction
NEXPERIA

74AHC139PW,112

74AHC(T)139 - Dual 2-to-4 line decoder/demultiplexer TSSOP 16-Pin
NXP

74AHC139PW,118

74AHC(T)139 - Dual 2-to-4 line decoder/demultiplexer TSSOP 16-Pin
NXP

74AHC139PW-Q100

Dual 2-to-4 line decoder/demultiplexer
NEXPERIA

74AHC139PW-Q100J

74AHC(T)139-Q100 - Dual 2-to-4 line decoder/demultiplexer TSSOP 16-Pin
NXP

74AHC139PW-T

暂无描述
NXP

74AHC139PWDH

Dual 2-to-4 line decoder/demultiplexer
NXP

74AHC139_08

Dual 2-to-4 line decoder/demultiplexer
NXP

74AHC14

Hex inverting Schmitt trigger
NXP

74AHC14

HEX INVERTERS WITH SCHMITT TRIGGER INPUTS
DIODES

74AHC14-Q100

Hex inverting Schmitt trigger
NEXPERIA