74AHC1G14GV-Q100,1 [NXP]

74AHC(T)1G14-Q100 - Inverting Schmitt trigger TSOP 5-Pin;
74AHC1G14GV-Q100,1
型号: 74AHC1G14GV-Q100,1
厂家: NXP    NXP
描述:

74AHC(T)1G14-Q100 - Inverting Schmitt trigger TSOP 5-Pin

PC 光电二极管 逻辑集成电路
文件: 总16页 (文件大小:138K)
中文:  中文翻译
下载:  下载PDF数据表文档文件
74AHC1G14-Q100;  
74AHCT1G14-Q100  
Inverting Schmitt trigger  
Rev. 1 — 13 July 2012  
Product data sheet  
1. General description  
74AHC1G14-Q100 and 74AHCT1G14-Q100 are high-speed Si-gate CMOS devices.  
They provide an inverting buffer function with Schmitt-trigger action. These devices can  
transform slowly changing input signals into sharply defined, jitter-free output signals.  
The AHC device has CMOS input switching levels and supply voltage range 2 V to 5.5 V.  
The AHCT device has TTL input switching levels and supply voltage range 4.5 V to 5.5 V.  
This product has been qualified to the Automotive Electronics Council (AEC) standard  
Q100 (Grade 1) and is suitable for use in automotive applications.  
2. Features and benefits  
Automotive product qualification in accordance with AEC-Q100 (Grade 1)  
Specified from 40 C to +85 C and from 40 C to +125 C  
Symmetrical output impedance  
High noise immunity  
Low power dissipation  
Balanced propagation delays  
ESD protection:  
MIL-STD-883, method 3015 exceeds 2000 V  
HBM JESD22-A114F exceeds 2000 V  
MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0 )  
SOT353-1 and SOT753 package options  
3. Applications  
Wave and pulse shapers  
Astable multivibrators  
Monostable multivibrators  
 
 
 
NXP Semiconductors  
74AHC1G14-Q100; 74AHCT1G14-Q100  
Inverting Schmitt trigger  
4. Ordering information  
Table 1.  
Ordering information  
Type number  
Package  
Temperature range Name  
Description  
Version  
74AHC1G14GW-Q100  
74AHCT1G14GW-Q100  
74AHC1G14GV-Q100  
74AHCT1G14GV-Q100  
40 C to +125 C  
TSSOP5 plastic thin shrink small outline package; 5 leads;  
body width 1.25 mm  
SOT353-1  
40 C to +125 C  
SC-74A plastic surface-mounted package; 5 leads  
SOT753  
5. Marking  
Table 2.  
Marking codes  
Type number  
Marking code[1]  
74AHC1G14GW-Q100  
74AHCT1G14GW-Q100  
74AHC1G14GV-Q100  
74AHCT1G14GV-Q100  
AF  
CF  
A14  
C14  
[1] The pin 1 indicator is on the lower left corner of the device, below the marking code.  
6. Functional diagram  
A
Y
4
2
A
Y
2
4
mna023  
mna024  
mna025  
Fig 1. Logic symbol  
Fig 2. IEC logic symbol  
Fig 3. Logic diagram  
7. Pinning information  
7.1 Pinning  
ꢀꢁꢂꢃꢄꢅꢆꢅꢁꢇꢈꢅꢉꢉ  
ꢀꢁꢂꢃꢄꢊꢅꢆꢅꢁꢇꢈꢅꢉꢉ  
ꢀꢁꢂꢁ  
ꢄꢄ  
ꢆꢇꢈ  
ꢀꢀꢀꢁꢂꢂꢃꢄꢅꢅ  
Fig 4. Pin configuration  
74AHC_AHCT1G14_Q100  
All information provided in this document is subject to legal disclaimers.  
© NXP B.V. 2012. All rights reserved.  
Product data sheet  
Rev. 1 — 13 July 2012  
2 of 16  
 
 
 
 
 
 
NXP Semiconductors  
74AHC1G14-Q100; 74AHCT1G14-Q100  
Inverting Schmitt trigger  
7.2 Pin description  
Table 3.  
Symbol  
n.c.  
Pin description  
Pin  
Description  
not connected  
data input  
1
2
3
4
5
A
GND  
Y
ground (0 V)  
data output  
VCC  
supply voltage  
8. Functional description  
Table 4.  
Function table  
H = HIGH voltage level; L = LOW voltage level  
Input  
Output  
A
L
Y
H
L
H
9. Limiting values  
Table 5.  
Limiting values  
In accordance with the Absolute Maximum Rating System (IEC 60134).  
Symbol  
VCC  
VI  
Parameter  
Conditions  
Min  
0.5  
0.5  
20  
-
Max  
+7.0  
+7.0  
-
Unit  
V
supply voltage  
input voltage  
V
IIK  
input clamping current  
output clamping current  
output current  
VI < 0.5 V  
mA  
mA  
mA  
mA  
mA  
C  
[1]  
IOK  
VO < 0.5 V or VO > VCC + 0.5 V  
0.5 V < VO < VCC + 0.5 V  
20  
25  
75  
IO  
-
ICC  
supply current  
-
IGND  
Tstg  
Ptot  
ground current  
75  
65  
-
-
storage temperature  
total power dissipation  
+150  
250  
[2]  
Tamb = 40 C to +125 C  
mW  
[1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.  
[2] For both TSSOP5 and SC-74A packages: above 87.5 C the value of Ptot derates linearly with 4.0 mW/K.  
74AHC_AHCT1G14_Q100  
All information provided in this document is subject to legal disclaimers.  
© NXP B.V. 2012. All rights reserved.  
Product data sheet  
Rev. 1 — 13 July 2012  
3 of 16  
 
 
 
 
 
NXP Semiconductors  
74AHC1G14-Q100; 74AHCT1G14-Q100  
Inverting Schmitt trigger  
10. Recommended operating conditions  
Table 6.  
Recommended operating conditions  
Voltages are referenced to GND (ground = 0 V).  
Symbol Parameter Conditions  
74AHC1G14-Q100  
74AHCT1G14-Q100  
Unit  
Min  
2.0  
0
Typ  
5.0  
-
Max  
5.5  
Min  
4.5  
0
Typ  
5.0  
-
Max  
5.5  
VCC  
VI  
supply voltage  
input voltage  
V
5.5  
5.5  
V
VO  
output voltage  
ambient temperature  
0
-
VCC  
+125  
0
-
VCC  
+125  
V
Tamb  
40  
+25  
40  
+25  
C  
11. Static characteristics  
Table 7.  
Static characteristics  
Voltages are referenced to GND (ground = 0 V).  
Symbol Parameter Conditions  
25 C  
Min Typ Max  
40 C to +85 C 40 C to +125 C Unit  
Min Max Min Max  
For type 74AHC1G14-Q100  
VOH  
HIGH-level  
VI = VT+ or VT  
output voltage  
IO = 50 A; VCC = 2.0 V  
IO = 50 A; VCC = 3.0 V  
IO = 50 A; VCC = 4.5 V  
1.9  
2.9  
4.4  
2.0  
3.0  
4.5  
-
-
-
-
-
-
1.9  
-
-
-
-
-
1.9  
-
-
-
-
-
V
V
V
V
V
2.9  
4.4  
2.48  
3.8  
2.9  
4.4  
IO = 4.0 mA; VCC = 3.0 V 2.58  
IO = 8.0 mA; VCC = 4.5 V 3.94  
VI = VT+ or VT  
2.40  
3.70  
-
VOL  
LOW-level  
output voltage  
IO = 50 A; VCC = 2.0 V  
IO = 50 A; VCC = 3.0 V  
IO = 50 A; VCC = 4.5 V  
IO = 4.0 mA; VCC = 3.0 V  
IO = 8.0 mA; VCC = 4.5 V  
-
-
-
-
-
-
0
0
0
-
0.1  
-
-
-
-
-
-
0.1  
-
-
-
-
-
-
0.1  
V
0.1  
0.1  
0.1  
V
0.1  
0.1  
0.1  
V
0.36  
0.36  
0.1  
0.44  
0.44  
1.0  
0.55  
0.55  
2.0  
V
-
V
II  
input leakage VI = 5.5 V or GND;  
current CC = 0 V to 5.5 V  
-
A  
V
ICC  
CI  
supply current VI = VCC or GND; IO = 0 A;  
VCC = 5.5 V  
-
-
-
1.0  
10  
-
-
10  
10  
-
-
40  
10  
A  
input  
1.5  
pF  
capacitance  
For type 74AHCT1G14-Q100  
VOH  
VOL  
II  
HIGH-level  
output voltage  
VI = VT+ or VT; VCC = 4.5 V  
IO = 50 A  
4.4  
4.5  
-
-
-
4.4  
3.8  
-
-
4.4  
-
-
V
V
IO = 8.0 mA  
3.94  
3.70  
LOW-level  
output voltage  
VI = VT+ or VT; VCC = 4.5 V  
IO = 50 A  
-
-
-
0
-
0.1  
-
-
-
0.1  
-
-
-
0.1  
V
IO = 8.0 mA  
0.36  
0.1  
0.44  
1.0  
0.55  
2.0  
V
input leakage VI = 5.5 V or GND;  
current VCC = 0 V to 5.5 V  
-
A  
74AHC_AHCT1G14_Q100  
All information provided in this document is subject to legal disclaimers.  
© NXP B.V. 2012. All rights reserved.  
Product data sheet  
Rev. 1 — 13 July 2012  
4 of 16  
 
 
NXP Semiconductors  
74AHC1G14-Q100; 74AHCT1G14-Q100  
Inverting Schmitt trigger  
Table 7.  
Static characteristics …continued  
Voltages are referenced to GND (ground = 0 V).  
Symbol Parameter Conditions  
25 C  
40 C to +85 C 40 C to +125 C Unit  
Min Max Min Max  
10  
Min Typ Max  
ICC  
supply current VI = VCC or GND; IO = 0 A;  
VCC = 5.5 V  
-
-
-
1.0  
-
-
-
-
40  
A  
ICC  
additional  
per input pin; VI = 3.4 V;  
-
1.35  
1.5  
10  
1.5  
10  
mA  
supply current other inputs at VCC or GND;  
IO = 0 A; VCC = 5.5 V  
CI  
input  
-
1.5  
10  
-
-
pF  
capacitance  
11.1 Transfer characteristics  
Table 8.  
Transfer characteristics  
At recommended operating conditions; voltages are referenced to GND (ground = 0 V). See Figure 7 and Figure 8.  
Symbol Parameter  
Conditions  
25 C  
40 C to +85 C 40 C to +125 C Unit  
Min Max Min Max  
Min Typ Max  
For type 74AHC1G14-Q100  
VT+  
VT  
VH  
positive-going  
threshold  
voltage  
VCC = 3.0 V  
VCC = 4.5 V  
VCC = 5.5 V  
VCC = 3.0 V  
VCC = 4.5 V  
VCC = 5.5 V  
VCC = 3.0 V  
VCC = 4.5 V  
VCC = 5.5 V  
-
-
-
-
-
-
-
-
-
-
2.2  
3.15  
3.85  
-
-
-
-
2.2  
-
-
-
2.2  
V
V
V
V
V
V
V
V
V
-
3.15  
3.85  
-
3.15  
3.85  
-
-
negative-going  
threshold  
voltage  
0.9  
1.35  
1.65  
0.3  
0.4  
0.5  
0.9  
0.9  
-
1.35  
1.65  
0.3  
-
1.35  
1.65  
0.25  
0.35  
0.45  
-
-
-
-
hysteresis  
voltage  
1.2  
1.4  
1.6  
1.2  
1.4  
1.6  
1.2  
1.4  
1.6  
0.4  
0.5  
For type 74AHCT1G14-Q100  
VT+  
VT  
VH  
positive-going  
threshold  
voltage  
VCC = 4.5 V  
VCC = 5.5 V  
-
-
-
-
2.0  
2.0  
-
-
2.0  
2.0  
-
-
2.0  
2.0  
V
V
negative-going  
threshold  
voltage  
VCC = 4.5 V  
VCC = 5.5 V  
0.5  
0.6  
-
-
-
-
0.5  
0.6  
-
-
0.5  
0.6  
-
-
V
V
hysteresis  
voltage  
VCC = 4.5 V  
VCC = 5.5 V  
0.4  
0.4  
-
-
1.4  
1.6  
0.4  
0.4  
1.4  
1.6  
0.35  
0.35  
1.4  
1.6  
V
V
74AHC_AHCT1G14_Q100  
All information provided in this document is subject to legal disclaimers.  
© NXP B.V. 2012. All rights reserved.  
Product data sheet  
Rev. 1 — 13 July 2012  
5 of 16  
 
NXP Semiconductors  
74AHC1G14-Q100; 74AHCT1G14-Q100  
Inverting Schmitt trigger  
12. Dynamic characteristics  
Table 9.  
Dynamic characteristics  
GND = 0 V; tr = tf 3.0 ns. For waveform see Figure 5. For test circuit see Figure 6.  
Symbol Parameter Conditions  
25 C  
40 C to +85 C 40 C to +125 C Unit  
Min Max Min Max  
Min Typ Max  
For type 74AHC1G14-Q100  
[1]  
[2]  
tpd  
propagation A to Y;  
delay  
VCC = 3.0 V to 3.6 V  
CL = 15 pF  
CL = 50 pF  
-
-
4.2  
6.0  
12.8 1.0  
16.3 1.0  
15.0  
1.0  
16.5  
ns  
ns  
18.5  
1.0  
20.5  
[3]  
[4]  
VCC = 4.5 V to 5.5 V  
CL = 15 pF  
-
-
-
3.2  
4.6  
12  
8.6  
1.0  
10.0  
12.0  
1.0  
1.0  
11.0  
13.5  
ns  
ns  
pF  
CL = 50 pF  
10.6 1.0  
-
CPD  
power  
per buffer;  
-
-
-
-
dissipation  
CL = 50 pF; f = 1 MHz;  
capacitance VI = GND to VCC  
For type 74AHCT1G14-Q100  
[1]  
[3]  
tpd  
propagation A to Y;  
delay  
VCC = 4.5 V to 5.5 V  
CL = 15 pF  
CL = 50 pF  
-
-
-
4.1  
5.9  
13  
7.0  
8.5  
-
1.0  
1.0  
8.0  
1.0  
1.0  
9.0  
ns  
ns  
pF  
10.0  
11.0  
[4]  
CPD  
power  
per buffer;  
-
-
-
-
dissipation  
capacitance  
VI = GND to VCC  
[1] tpd is the same as tPLH and tPHL  
.
[2] Typical values are measured at VCC = 3.3 V.  
[3] Typical values are measured at VCC = 5.0 V.  
[4] CPD is used to determine the dynamic power dissipation PD (W).  
PD = CPD VCC2 fi + (CL VCC2 fo) where:  
fi = input frequency in MHz;  
fo = output frequency in MHz;  
CL = output load capacitance in pF;  
VCC = supply voltage in Volts.  
74AHC_AHCT1G14_Q100  
All information provided in this document is subject to legal disclaimers.  
© NXP B.V. 2012. All rights reserved.  
Product data sheet  
Rev. 1 — 13 July 2012  
6 of 16  
 
 
 
 
 
 
NXP Semiconductors  
74AHC1G14-Q100; 74AHCT1G14-Q100  
Inverting Schmitt trigger  
13. Waveforms  
V
A input  
M
V
CC  
t
t
PHL  
PLH  
V
V
O
I
PULSE  
GENERATOR  
DUT  
C
L
Y output  
V
M
R
T
mna033  
mna101  
The test data is given in Table 10  
Test data is given in Table 9.  
Definitions for test circuit:  
CL = Load capacitance.  
RT = Termination resistance should be equal to output  
impedance Zo of the pulse generator.  
Fig 5. The input (A) to output (Y) propagation delays  
Table 10. Test data  
Fig 6. Load circuitry for switching times  
Type number  
Input  
Output  
VI  
VM  
VM  
74AHC1G14-Q100  
74AHCT1G14-Q100  
GND to VCC  
GND to 3.0 V  
0.5 VCC  
0.5 VCC  
0.5 VCC  
1.5 V  
13.1 Transfer characteristic waveforms  
V
O
V
T+  
V
V
I
H
V
T  
V
V
I
V
H
O
V
V
T+  
T  
mna026  
mna027  
Fig 7. Transfer characteristic  
Fig 8. The definitions of VT+, VTand VH  
74AHC_AHCT1G14_Q100  
All information provided in this document is subject to legal disclaimers.  
© NXP B.V. 2012. All rights reserved.  
Product data sheet  
Rev. 1 — 13 July 2012  
7 of 16  
 
 
 
NXP Semiconductors  
74AHC1G14-Q100; 74AHCT1G14-Q100  
Inverting Schmitt trigger  
mna401  
mna402  
1.5  
5
I
CC  
(mA)  
I
CC  
(mA)  
4
1
3
2
1
0
0.5  
0
0
1
2
3
0
1
2
3
4
5
V (V)  
I
V (V)  
I
Fig 9. Typical 74AHC1G14-Q100 transfer  
characteristics; VCC = 3.0 V  
Fig 10. Typical 74AHC1G14-Q100 transfer  
characteristics; VCC = 4.5 V  
mna403  
8
I
CC  
(mA)  
6
4
2
0
0
2
4
6
V (V)  
I
Fig 11. Typical 74AHC1G14-Q100 transfer characteristics; VCC = 5.5 V  
74AHC_AHCT1G14_Q100  
All information provided in this document is subject to legal disclaimers.  
© NXP B.V. 2012. All rights reserved.  
Product data sheet  
Rev. 1 — 13 July 2012  
8 of 16  
NXP Semiconductors  
74AHC1G14-Q100; 74AHCT1G14-Q100  
Inverting Schmitt trigger  
mna405  
mna404  
8
5
I
CC  
I
CC  
(mA)  
(mA)  
4
6
3
2
1
0
4
2
0
0
1
2
3
4
5
0
2
4
6
V (V)  
I
V (V)  
I
Fig 12. Typical 74AHCT1G14-Q100 transfer  
characteristics; VCC = 4.5 V  
Fig 13. Typical 74AHCT1G14-Q100 transfer  
characteristics; VCC = 5.5 V  
14. Application information  
The slow input rise and fall times cause additional power dissipation, which can be  
calculated using the following formula:  
Padd = fi (tr  ICC(AV) + tf  ICC(AV)) VCC where:  
Padd = additional power dissipation (W);  
fi = input frequency (MHz);  
tr = input rise time (ns); 10 % to 90 %;  
tf = input fall time (ns); 90 % to 10 %;  
ICC(AV) = average additional supply current (A).  
Average additional ICC differs with positive or negative input transitions, as shown in  
Figure 14 and Figure 15.  
For 74AHC1G14-Q100 and 74AHCT1G14-Q100 used in relaxation oscillator circuit,  
see Figure 16.  
Note to the application information:  
1. All values given are typical unless otherwise specified.  
74AHC_AHCT1G14_Q100  
All information provided in this document is subject to legal disclaimers.  
© NXP B.V. 2012. All rights reserved.  
Product data sheet  
Rev. 1 — 13 July 2012  
9 of 16  
 
NXP Semiconductors  
74AHC1G14-Q100; 74AHCT1G14-Q100  
Inverting Schmitt trigger  
mna058  
mna036  
200  
200  
ΔI  
ΔI  
CC(AV)  
(μA)  
CC(AV)  
(μA)  
150  
150  
100  
50  
positive-going  
edge  
positive-going  
edge  
100  
50  
0
negative-going  
edge  
negative-going  
edge  
0
0
2.0  
4.0  
6.0  
0
2
4
6
V
(V)  
CC  
V
(V)  
CC  
Fig 14. Average additional ICC for 74AHC1G14-Q100  
Schmitt-trigger devices; linear change of VI  
between 0.1VCC to 0.9VCC  
Fig 15. Average additional ICC for 74AHCT1G14-Q100  
Schmitt-trigger devices; linear change of VI  
between 0.1VCC to 0.9VCC  
R
C
mna035  
1
T
1
-- ------------------------  
For 74AHC1G14-Q100: f =  
0.55 RC  
1
T
1
-- ------------------------  
For 74AHCT1G14-Q100: f =  
0.60 RC  
Fig 16. Relaxation oscillator using the 74AHC1G14-Q100 and 74AHCT1G14-Q100  
74AHC_AHCT1G14_Q100  
All information provided in this document is subject to legal disclaimers.  
© NXP B.V. 2012. All rights reserved.  
Product data sheet  
Rev. 1 — 13 July 2012  
10 of 16  
NXP Semiconductors  
74AHC1G14-Q100; 74AHCT1G14-Q100  
Inverting Schmitt trigger  
15. Package outline  
TSSOP5: plastic thin shrink small outline package; 5 leads; body width 1.25 mm  
SOT353-1  
D
E
A
X
c
y
H
v
M
A
E
Z
5
4
A
2
A
(A )  
3
A
1
θ
L
L
p
1
3
e
w M  
b
p
detail X  
e
1
0
1.5  
3 mm  
scale  
DIMENSIONS (mm are the original dimensions)  
A
(1)  
(1)  
(1)  
A
A
A
b
c
D
E
e
e
1
H
L
L
p
UNIT  
v
w
y
Z
θ
1
2
3
p
E
max.  
0.1  
0
1.0  
0.8  
0.30  
0.15  
0.25  
0.08  
2.25  
1.85  
1.35  
1.15  
2.25  
2.0  
0.46  
0.21  
0.60  
0.15  
7°  
0°  
mm  
1.1  
0.65  
1.3  
0.15  
0.425  
0.3  
0.1  
0.1  
Note  
1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.  
REFERENCES  
OUTLINE  
EUROPEAN  
PROJECTION  
ISSUE DATE  
VERSION  
IEC  
JEDEC  
JEITA  
00-09-01  
03-02-19  
SOT353-1  
MO-203  
SC-88A  
Fig 17. Package outline SOT353-1 (TSSOP5)  
74AHC_AHCT1G14_Q100  
All information provided in this document is subject to legal disclaimers.  
© NXP B.V. 2012. All rights reserved.  
Product data sheet  
Rev. 1 — 13 July 2012  
11 of 16  
 
NXP Semiconductors  
74AHC1G14-Q100; 74AHCT1G14-Q100  
Inverting Schmitt trigger  
Plastic surface-mounted package; 5 leads  
SOT753  
D
B
E
A
X
y
H
v
M
A
E
5
4
Q
A
A
1
c
L
1
2
3
p
detail X  
e
b
p
w
M B  
0
1
2 mm  
scale  
DIMENSIONS (mm are the original dimensions)  
UNIT  
A
A
b
c
D
E
e
H
L
Q
v
w
y
p
1
p
E
0.100  
0.013  
0.40  
0.25  
1.1  
0.9  
0.26  
0.10  
3.1  
2.7  
1.7  
1.3  
3.0  
2.5  
0.6  
0.2  
0.33  
0.23  
mm  
0.95  
0.2  
0.2  
0.1  
REFERENCES  
JEDEC JEITA  
EUROPEAN  
PROJECTION  
OUTLINE  
VERSION  
ISSUE DATE  
IEC  
02-04-16  
06-03-16  
SOT753  
SC-74A  
Fig 18. Package outline SOT753 (SC-74A)  
74AHC_AHCT1G14_Q100  
All information provided in this document is subject to legal disclaimers.  
© NXP B.V. 2012. All rights reserved.  
Product data sheet  
Rev. 1 — 13 July 2012  
12 of 16  
NXP Semiconductors  
74AHC1G14-Q100; 74AHCT1G14-Q100  
Inverting Schmitt trigger  
16. Abbreviations  
Table 11. Abbreviations  
Acronym  
CDM  
CMOS  
DUT  
Description  
Charged Device Model  
Complementary Metal-Oxide Semiconductor  
Device Under Test  
ESD  
ElectroStatic Discharge  
Human Body Model  
HBM  
MM  
Machine Model  
TTL  
Transistor-Transistor Logic  
Military  
MIL  
17. Revision history  
Table 12. Revision history  
Document ID  
Release date Data sheet status  
Change notice Supersedes  
74AHC_AHCT1G14_Q100 v.1 20120713  
Product data sheet  
-
-
74AHC_AHCT1G14_Q100  
All information provided in this document is subject to legal disclaimers.  
© NXP B.V. 2012. All rights reserved.  
Product data sheet  
Rev. 1 — 13 July 2012  
13 of 16  
 
 
NXP Semiconductors  
74AHC1G14-Q100; 74AHCT1G14-Q100  
Inverting Schmitt trigger  
18. Legal information  
18.1 Data sheet status  
Document status[1][2]  
Product status[3]  
Development  
Definition  
Objective [short] data sheet  
This document contains data from the objective specification for product development.  
This document contains data from the preliminary specification.  
This document contains the product specification.  
Preliminary [short] data sheet Qualification  
Product [short] data sheet Production  
[1]  
[2]  
[3]  
Please consult the most recently issued document before initiating or completing a design.  
The term ‘short data sheet’ is explained in section “Definitions”.  
The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status  
information is available on the Internet at URL http://www.nxp.com.  
Suitability for use in automotive applications — This NXP  
18.2 Definitions  
Semiconductors product has been qualified for use in automotive  
applications. Unless otherwise agreed in writing, the product is not designed,  
authorized or warranted to be suitable for use in life support, life-critical or  
safety-critical systems or equipment, nor in applications where failure or  
malfunction of an NXP Semiconductors product can reasonably be expected  
to result in personal injury, death or severe property or environmental  
damage. NXP Semiconductors and its suppliers accept no liability for  
inclusion and/or use of NXP Semiconductors products in such equipment or  
applications and therefore such inclusion and/or use is at the customer's own  
risk.  
Draft — The document is a draft version only. The content is still under  
internal review and subject to formal approval, which may result in  
modifications or additions. NXP Semiconductors does not give any  
representations or warranties as to the accuracy or completeness of  
information included herein and shall have no liability for the consequences of  
use of such information.  
Short data sheet — A short data sheet is an extract from a full data sheet  
with the same product type number(s) and title. A short data sheet is intended  
for quick reference only and should not be relied upon to contain detailed and  
full information. For detailed and full information see the relevant full data  
sheet, which is available on request via the local NXP Semiconductors sales  
office. In case of any inconsistency or conflict with the short data sheet, the  
full data sheet shall prevail.  
Applications — Applications that are described herein for any of these  
products are for illustrative purposes only. NXP Semiconductors makes no  
representation or warranty that such applications will be suitable for the  
specified use without further testing or modification.  
Customers are responsible for the design and operation of their applications  
and products using NXP Semiconductors products, and NXP Semiconductors  
accepts no liability for any assistance with applications or customer product  
design. It is customer’s sole responsibility to determine whether the NXP  
Semiconductors product is suitable and fit for the customer’s applications and  
products planned, as well as for the planned application and use of  
customer’s third party customer(s). Customers should provide appropriate  
design and operating safeguards to minimize the risks associated with their  
applications and products.  
Product specification — The information and data provided in a Product  
data sheet shall define the specification of the product as agreed between  
NXP Semiconductors and its customer, unless NXP Semiconductors and  
customer have explicitly agreed otherwise in writing. In no event however,  
shall an agreement be valid in which the NXP Semiconductors product is  
deemed to offer functions and qualities beyond those described in the  
Product data sheet.  
NXP Semiconductors does not accept any liability related to any default,  
damage, costs or problem which is based on any weakness or default in the  
customer’s applications or products, or the application or use by customer’s  
third party customer(s). Customer is responsible for doing all necessary  
testing for the customer’s applications and products using NXP  
Semiconductors products in order to avoid a default of the applications and  
the products or of the application or use by customer’s third party  
customer(s). NXP does not accept any liability in this respect.  
18.3 Disclaimers  
Limited warranty and liability — Information in this document is believed to  
be accurate and reliable. However, NXP Semiconductors does not give any  
representations or warranties, expressed or implied, as to the accuracy or  
completeness of such information and shall have no liability for the  
consequences of use of such information. NXP Semiconductors takes no  
responsibility for the content in this document if provided by an information  
source outside of NXP Semiconductors.  
Limiting values — Stress above one or more limiting values (as defined in  
the Absolute Maximum Ratings System of IEC 60134) will cause permanent  
damage to the device. Limiting values are stress ratings only and (proper)  
operation of the device at these or any other conditions above those given in  
the Recommended operating conditions section (if present) or the  
Characteristics sections of this document is not warranted. Constant or  
repeated exposure to limiting values will permanently and irreversibly affect  
the quality and reliability of the device.  
In no event shall NXP Semiconductors be liable for any indirect, incidental,  
punitive, special or consequential damages (including - without limitation - lost  
profits, lost savings, business interruption, costs related to the removal or  
replacement of any products or rework charges) whether or not such  
damages are based on tort (including negligence), warranty, breach of  
contract or any other legal theory.  
Notwithstanding any damages that customer might incur for any reason  
whatsoever, NXP Semiconductors’ aggregate and cumulative liability towards  
customer for the products described herein shall be limited in accordance  
with the Terms and conditions of commercial sale of NXP Semiconductors.  
Terms and conditions of commercial sale — NXP Semiconductors  
products are sold subject to the general terms and conditions of commercial  
sale, as published at http://www.nxp.com/profile/terms, unless otherwise  
agreed in a valid written individual agreement. In case an individual  
agreement is concluded only the terms and conditions of the respective  
agreement shall apply. NXP Semiconductors hereby expressly objects to  
applying the customer’s general terms and conditions with regard to the  
purchase of NXP Semiconductors products by customer.  
Right to make changes — NXP Semiconductors reserves the right to make  
changes to information published in this document, including without  
limitation specifications and product descriptions, at any time and without  
notice. This document supersedes and replaces all information supplied prior  
to the publication hereof.  
74AHC_AHCT1G14_Q100  
All information provided in this document is subject to legal disclaimers.  
© NXP B.V. 2012. All rights reserved.  
Product data sheet  
Rev. 1 — 13 July 2012  
14 of 16  
 
 
 
 
NXP Semiconductors  
74AHC1G14-Q100; 74AHCT1G14-Q100  
Inverting Schmitt trigger  
No offer to sell or license — Nothing in this document may be interpreted or  
construed as an offer to sell products that is open for acceptance or the grant,  
conveyance or implication of any license under any copyrights, patents or  
other industrial or intellectual property rights.  
Translations — A non-English (translated) version of a document is for  
reference only. The English version shall prevail in case of any discrepancy  
between the translated and English versions.  
Export control — This document as well as the item(s) described herein  
may be subject to export control regulations. Export might require a prior  
authorization from competent authorities.  
18.4 Trademarks  
Notice: All referenced brands, product names, service names and trademarks  
are the property of their respective owners.  
19. Contact information  
For more information, please visit: http://www.nxp.com  
For sales office addresses, please send an email to: salesaddresses@nxp.com  
74AHC_AHCT1G14_Q100  
All information provided in this document is subject to legal disclaimers.  
© NXP B.V. 2012. All rights reserved.  
Product data sheet  
Rev. 1 — 13 July 2012  
15 of 16  
 
 
NXP Semiconductors  
74AHC1G14-Q100; 74AHCT1G14-Q100  
Inverting Schmitt trigger  
20. Contents  
1
2
3
4
5
6
General description. . . . . . . . . . . . . . . . . . . . . . 1  
Features and benefits . . . . . . . . . . . . . . . . . . . . 1  
Applications . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1  
Ordering information. . . . . . . . . . . . . . . . . . . . . 2  
Marking. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2  
Functional diagram . . . . . . . . . . . . . . . . . . . . . . 2  
7
7.1  
7.2  
Pinning information. . . . . . . . . . . . . . . . . . . . . . 2  
Pinning . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2  
Pin description . . . . . . . . . . . . . . . . . . . . . . . . . 3  
8
Functional description . . . . . . . . . . . . . . . . . . . 3  
Limiting values. . . . . . . . . . . . . . . . . . . . . . . . . . 3  
Recommended operating conditions. . . . . . . . 4  
Static characteristics. . . . . . . . . . . . . . . . . . . . . 4  
Transfer characteristics . . . . . . . . . . . . . . . . . . 5  
Dynamic characteristics . . . . . . . . . . . . . . . . . . 6  
Waveforms . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7  
Transfer characteristic waveforms . . . . . . . . . . 7  
Application information. . . . . . . . . . . . . . . . . . . 9  
Package outline . . . . . . . . . . . . . . . . . . . . . . . . 11  
Abbreviations. . . . . . . . . . . . . . . . . . . . . . . . . . 13  
Revision history. . . . . . . . . . . . . . . . . . . . . . . . 13  
9
10  
11  
11.1  
12  
13  
13.1  
14  
15  
16  
17  
18  
Legal information. . . . . . . . . . . . . . . . . . . . . . . 14  
Data sheet status . . . . . . . . . . . . . . . . . . . . . . 14  
Definitions. . . . . . . . . . . . . . . . . . . . . . . . . . . . 14  
Disclaimers. . . . . . . . . . . . . . . . . . . . . . . . . . . 14  
Trademarks. . . . . . . . . . . . . . . . . . . . . . . . . . . 15  
18.1  
18.2  
18.3  
18.4  
19  
20  
Contact information. . . . . . . . . . . . . . . . . . . . . 15  
Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16  
Please be aware that important notices concerning this document and the product(s)  
described herein, have been included in section ‘Legal information’.  
© NXP B.V. 2012.  
All rights reserved.  
For more information, please visit: http://www.nxp.com  
For sales office addresses, please send an email to: salesaddresses@nxp.com  
Date of release: 13 July 2012  
Document identifier: 74AHC_AHCT1G14_Q100  
 

相关型号:

74AHC1G14GW

Inverting Schmitt trigger
NXP

74AHC1G14GW

Inverting Schmitt triggerProduction
NEXPERIA

74AHC1G14GW,115

74AHC(T)1G14 - Inverting Schmitt trigger TSSOP 5-Pin
NXP

74AHC1G14GW,118

74AHC(T)1G14 - Inverting Schmitt trigger TSSOP 5-Pin
NXP

74AHC1G14GW,165

74AHC(T)1G14 - Inverting Schmitt trigger TSSOP 5-Pin
NXP

74AHC1G14GW-G

IC AHC/VHC/H/U/V SERIES, 1-INPUT INVERT GATE, PDSO5, 1.25 MM, PLASTIC, MO-203, SC-88A, SOT353-1,TSSOP-5, Gate
NXP

74AHC1G14GW-Q100

Inverting Schmitt trigger
NEXPERIA

74AHC1G14SE

SINGLE SCHMITT-TRIGGER INVERETER
DIODES

74AHC1G14SE-7

SINGLE SCHMITT-TRIGGER INVERETER
DIODES

74AHC1G14W5

SINGLE SCHMITT-TRIGGER INVERETER
DIODES

74AHC1G14W5-7

SINGLE SCHMITT-TRIGGER INVERETER
DIODES

74AHC1G14_11

SINGLE SCHMITT-TRIGGER INVERETER
DIODES