74ALVC162834ADGG,1 [NXP]
74ALVC162834A - 18-bit registered driver with inverted register enable and 30 Ω termination resistors (3-state) TSSOP 56-Pin;
| 型号： | 74ALVC162834ADGG,1 |
| 厂家： | 
NXP |
| 描述： | 74ALVC162834A - 18-bit registered driver with inverted register enable and 30 Ω termination resistors (3-state) TSSOP 56-Pin PC 驱动 光电二极管 逻辑集成电路 |
| 文件： | 总12页 (文件大小：86K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
INTEGRATED CIRCUITS
74ALVC162834A
18-bit registered driver with inverted
register enable and 30Ω termination
resistors (3-State)
Product specification
2000 Jun 20
Supersedes data of 2000 Mar 14
IC24 Data Handbook
Philips
Semiconductors
Philips Semiconductors
Product specification
18-bit registered driver with inverted register enable
and 30Ω termination resistors (3-State)
74ALVC162834A
FEATURES
PIN CONFIGURATION
• Wide supply voltage range of 1.2 V to 3.6 V
NC
NC
1
2
56
55
54
53
52
51
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
GND
NC
• Complies with JEDEC standard no. 8-1A.
• CMOS low power consumption
• Direct interface with TTL levels
• Current drive ± 12 mA at 3.0 V
Y
3
A
1
1
GND
4
GND
Y
2
5
A
2
Y
6
A
V
A
A
A
3
3
TM
• MULTIBYTE flow-through standard pin-out architecture
V
7
CC
CC
4
• Low inductance multiple V and GND pins for minimum noise
CC
Y
Y
Y
8
4
5
6
and ground bounce
9
5
• Output drive capability 50 Ω transmission lines @ 85°C
• Integrated 30 W termination resistors
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
6
GND
GND
Y
Y
Y
A
A
A
A
A
A
7
8
9
7
• Diode clamps to V and GND on all inputs
CC
8
• Input diodes to accommodate strong drivers
9
Y
10
10
11
12
Y
11
12
DESCRIPTION
Y
The 74ALVC162834A is an 18-bit registered driver. Data flow is
controlled by active low output enable (OE), active low latch enable
(LE) and clock inputs (CP).
GND
GND
Y
Y
Y
A
A
A
V
A
A
13
14
15
13
14
15
CC
16
17
When LE is LOW, the A to Y data flow is transparent. When LE is
HIGH and CP is held at LOW or HIGH, the data is latched; on the
LOW to HIGH transient of CP the A-data is stored in the
latch/flip-flop.
V
CC
Y
16
17
The 74ALVC162834A is designed with 30 W_series resistors in both
HIGH or LOW output stages.
Y
GND
GND
When OE is LOW the outputs are active. When OE is HIGH, the
outputs go to the high impedance OFF-state. Operation of the OE
input does not affect the state of the latch/flip -flop.
Y
A
18
18
OE
LE
CP
GND
To ensure the high-impedance state during power up or power
down, OE should be tied to V through a pullup resistor; the
minimum value of the resistor is determined by the current-sinking
capability of the driver.
CC
SH00194
QUICK REFERENCE DATA
GND = 0 V; T
= 25°C; t = t ≤ 2.5 ns
amb
r f
SYMBOL
PARAMETER
CONDITIONS
TYPICAL
UNIT
Propagation delay
An to Yn;
LE to Yn;
2.9
3.5
3.3
t
/t
V
V
= 3.3 V, C = 50 pF
ns
PHL PLH
CC
L
CP to Yn
F
Maximum clock frequency
Input capacitance
= 3.3 V, C = 50 pF
240
4.0
8.0
MHz
pF
max
CC
L
C
C
I
Input/Output capacitance
pF
I/O
transparent mode
Output enabled
Output disabled
10
3
1
C
Power dissipation capacitance per buffer
V = GND to V
I CC
pF
PD
Clocked mode
Output enabled
Output disabled
21
15
NOTES:
1. C is used to determine the dynamic power dissipation (P in µW):
PD
D
2
2
P
= C × V
× f + S (C × V
× f ) where: f = input frequency in MHz; C = output load capacitance in pF;
CC o i L
D
PD
CC
i
L
2
f = output frequency in MHz; V = supply voltage in V; S (C × V
o
× f ) = sum of outputs.
o
CC
L
CC
2
2000 Jun 20
853–2193 23931
Philips Semiconductors
Product specification
18-bit registered driver with inverted register enable
and 30Ω termination resistors (3-State)
74ALVC162834A
ORDERING INFORMATION
TEMPERATURE
RANGE
OUTSIDE
NORTH AMERICA
DRAWING
NORTH AMERICA
NUMBER
PACKAGES
56-Pin Plastic Thin Shrink Small Outline (TSSOP) Type II
–40°C to +85°C
74ALVC162834A DGG AC162834A DGG
SOT364-1
PIN DESCRIPTION
LOGIC SYMBOL
PIN NUMBER
SYMBOL NAME AND FUNCTION
1, 2, 55
NC
No connection
OE
CP
LE
3, 5, 6, 8, 9, 10, 12, 13,
14, 15, 16, 17, 19, 20,
21, 23, 24, 26
Y to Y
Data outputs
1
18
4, 11, 18, 25, 32, 39, 46,
53, 56
GND
Ground (0V)
7, 22, 35, 50
27
V
CC
Positive supply voltage
Output enable input
(active LOW)
OE
Latch enable input
(active LOW)
28
30
LE
CP
Clock input
54, 52, 51, 49, 48, 47,
45, 44, 43, 42, 41, 40,
38, 37, 36, 34, 33, 31
A to A
1
Data inputs
18
A
D
1
Y
1
LE
CP
TO THE 17 OTHER CHANNELS
SH00202
TYPICAL INPUT (DATA OR CONTROL)
V
CC
A1
SH00200
3
2000 Jun 20
Philips Semiconductors
Product specification
18-bit registered driver with inverted register enable
and 30Ω termination resistors (3-State)
74ALVC162834A
LOGIC SYMBOL (IEEE/IEC)
FUNCTION TABLE
INPUTS
OUTPUTS
Y
OE
H
L
LE
X
CP
X
X
X
↑
A
27
OE
CP
LE
EN5
3C4
30
28
X
L
Z
L
G7
L
L
L
H
L
H
L
L
H
H
H
H
3
5
54
52
51
49
48
47
45
44
43
42
Y
1
A
A
A
A
A
A
A
A
4D
1, 2
1
2
3
4
5
6
7
8
Y
2
L
↑
H
X
X
H
6
1
Y
3
L
H
L
Y
0
0
8
Y
4
2
L
Y
9
Y
5
H
L
X
Z
↑
=
=
=
=
=
HIGH voltage level
LOW voltage level
Don’t care
High impedance “off” state
LOW-to-HIGH level transition
10
12
13
14
Y
6
Y
7
Y
8
Y
9
A
A
A
A
A
A
A
A
9
NOTES:
15
16
17
19
20
21
23
24
25
Y
10
10
11
12
13
14
15
16
1. Output level before the indicated steady-state input conditions
were established, provided that CP is high before LE goes low.
2. Output level before the indicated steady-state input conditions
were established.
41
40
38
37
36
34
33
31
Y
11
8D
5, 6
Y
12
Y
13
Y
14
Y
15
Y
16
Y
A
A
17
17
18
Y
18
SH00195
4
2000 Jun 20
Philips Semiconductors
Product specification
18-bit registered driver with inverted register enable
and 30Ω termination resistors (3-State)
74ALVC162834A
RECOMMENDED OPERATING CONDITIONS
SYMBOL
PARAMETER
CONDITIONS
MIN
MAX
UNIT
DC supply voltage 2.5V range (for max. speed
performance @ 30 pF output load)
2.3
2.7
DC supply voltage 3.3V range (for max. speed
performance @ 50 pF output load)
V
V
CC
3.0
3.6
3.6
DC supply voltage (for low-voltage applications)
DC Input voltage range
1.2
0
V
V
CC
V
CC
V
V
I
V
DC output voltage range
0
O
T
amb
Operating free-air temperature range
–40
+85
°C
V
CC
V
CC
= 2.3 to 3.0V
= 3.0 to 3.6V
0
0
20
10
t , t
r
Input rise and fall times
ns/V
f
ABSOLUTE MAXIMUM RATINGS
In accordance with the Absolute Maximum Rating System (IEC 134).
Voltages are referenced to GND (ground = 0V).
SYMBOL
PARAMETER
DC supply voltage
CONDITIONS
RATING
–0.5 to +4.6
–50
UNIT
V
V
CC
I
IK
DC input diode current
DC input voltage
V "0
mA
V
I
V
I
Note 1
–0.5 to +4.6
"50
I
DC output diode current
DC output voltage
V
O
uV or V " 0
mA
V
OK
CC
O
V
O
Note 1
= 0 to V
CC
–0.5 to V +0.5
CC
I
O
DC output source or sink current
V
O
"50
"100
mA
mA
°C
I
, I
DC V or GND current
GND CC
CC
T
stg
Storage temperature range
–65 to +150
Power dissipation per package
–plastic medium-shrink (SSOP)
–plastic thin-medium-shrink (TSSOP) above +55°C derate linearly with 8 mW/K
For temperature range: –40 to +125 °C
above +55°C derate linearly with 11.3 mW/K
850
600
P
TOT
mW
NOTE:
1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
5
2000 Jun 20
Philips Semiconductors
Product specification
18-bit registered driver with inverted register enable
and 30Ω termination resistors (3-State)
74ALVC162834A
DC ELECTRICAL CHARACTERISTICS
Over recommended operating conditions. Voltages are referenced to GND (ground = 0 V).
LIMITS
SYMBOL
PARAMETER
TEST CONDITIONS
Temp = -40°C to +85°C
UNIT
1
MIN
TYP
1.2
1.5
1.2
1.5
MAX
V
CC
V
CC
V
CC
V
CC
V
CC
V
CC
V
CC
V
CC
V
CC
V
CC
V
CC
V
CC
V
CC
V
CC
V
CC
V
CC
V
CC
V
CC
= 2.3 to 2.7V
1.7
2.0
V
HIGH level Input voltage
LOW level Input voltage
V
V
IH
= 2.7 to 3.6V
= 2.3 to 2.7V
= 2.7 to 3.6V
0.7
0.8
V
IL
= 2.3 to 3.6V; V = V or V ; I = –100µA
V
*0.2
V
CC
I
IH
IL
O
CC
= 2.3V; V = V or V ; I = –4mA
V
V
V
V
V
V
0.4
0.6
0.5
0.7
0.6
V
V
0.11
*
*
*
*
*
*
*
*
*
*
*
I
IH
IL
O
CC
CC
CC
CC
CC
CC
= 2.3V; V = V or V ; I = –6mA
0.17
0.09
0.19
0.13
0.27
I
IH
IL
O
CC
CC
CC
CC
CC
= 2.7V; V = V or V ; I = –4mA
V
V
V
V
V
OH
HIGH level output voltage
V
I
IH
IL
O
= 2.7V; V = V or V ; I = –8mA
I
IH
IL
O
= 3.0V; V = V or V ; I = –6mA
I
IH
IL
O
= 3.0V; V = V or V
I
= –12mA
*1.0
CC
I
IH
IL; O
= 2.3 to 3.6V; V = V or V ; I = 100µA
GND
0.07
0.11
0.06
0.13
0.09
0.19
0.20
0.40
0.55
0.40
0.60
0.55
0.80
I
IH
IL
O
= 2.3V; V = V or V ; I = 4mA
I
IH
IL
O
= 2.3V; V = V or V ; I = 6mA
I
IH
IL
O
= 2.7V; V = V or V ; I = 4mA
V
OL
LOW level output voltage
V
I
IH
IL
O
= 2.7V; V = V or V ; I = 8mA
I
IH
IL
O
= 3.0V; V = V or V I = 6mA
IL; O
I
IH
= 3.0V; V = V or V
I
= 12mA
I
IH
IL; O
V
= 2.3 to 3.6V;
CC
CC
I
Input leakage current
0.1
0.1
5
µA
µA
I
V = V or GND
I
V
V
= 2.3 to 3.6V; V = V or V ;
I IH IL
CC
O
I
3-State output OFF-state current
10
OZ
= V or GND
CC
I
Quiescent supply current
V
= 2.3 to 3.6V; V = V or GND; I = 0
0.2
40
µA
µA
CC
CC
CC
I
CC
O
∆I
Additional quiescent supply current
V
= 2.3V to 3.6V; V = V – 0.6V; I = 0
150
750
CC
I
CC
O
NOTE:
1. All typical values are at T
= 25°C.
amb
6
2000 Jun 20
Philips Semiconductors
Product specification
18-bit registered driver with inverted register enable
and 30Ω termination resistors (3-State)
74ALVC162834A
AC CHARACTERISTICS FOR V = 2.3V TO 2.7V RANGE
CC
GND = 0 V; t = t ≤ 2.0 ns; C = 30 pF
r
f
L
LIMITS
SYMBOL
PARAMETER
WAVEFORM
V
CC
= 2.3 to 2.7 V
UNIT
1
MIN
TYP
MAX
Propagation delay
An to Yn
1, 7
2, 7
4, 7
6, 7
6, 7
1.0
3.5
4.1
4.0
3.8
2.6
5.2
Propagation delay
LE to Yn
t
/t
ns
1.3
1.4
1.4
1.0
6.0
6.8
6.3
4.4
PHL PLH
Propagation delay
CP to Yn
3-State output enable time
OE to Yn
t
t
/t
ns
ns
PZH PZL
3-State output disable time
OE to Yn
/t
PHZ PLZ
CP pulse width HIGH or LOW
LE pulse width HIGH
4, 7
2, 7
5, 7
3, 7
5, 7
3, 7
4, 7
3.3
3.3
1.0
1.5
1.0
0.5
150
1.0
0.7
–
–
–
–
–
–
–
–
t
ns
ns
W
Set-up time An to CP
Set-up time An to LE
t
SU
–
Hold time An to CP
0.4
0.1
190
t
ns
h
Hold time An to LE
f
Maximum clock pulse frequency
MHz
max
NOTE:
1. All typical values are at V = 2.5V and T
= 25°C.
CC
amb
AC CHARACTERISTICS FOR V = 3.0V TO 3.6V RANGE AND V = 2.7V
CC
CC
GND = 0 V; t = t ≤ 2.5 ns; C = 50 pF
r
f
L
LIMITS
LIMITS
SYMBOL
PARAMETER
WAVEFORM
V
CC
= 3.3 ± 0.3 V
V
CC
= 2.7 V
UNIT
1, 2
1
MIN
TYP
MAX
MIN
TYP
MAX
Propagation delay
An to Yn
1, 7
2, 7
4, 7
6, 7
6, 7
1.0
1.3
1.4
1.5
1.8
2.9
4.2
5.8
5.4
5.9
5.0
–
3.3
3.8
3.7
4.0
3.2
5.0
Propagation delay
LE to Yn
t
/t
ns
3.4
3.3
2.4
3.0
–
–
–
–
6.8
6.1
6.5
5.2
PHL PLH
Propagation delay
CP to Yn
3-State output enable time
OE to Yn
t
t
/t
ns
ns
PZH PZL
3-State output disable time
OE to Yn
/t
PHZ PLZ
CP pulse width HIGH or LOW
LE pulse width LOW
4, 7
2, 7
5, 7
3, 7
5, 7
3, 7
4, 7
3.3
3.3
1.0
1.5
0.9
1.0
150
0.7
0.6
–
–
–
–
–
–
–
–
3.3
3.3
1.0
1.5
1.2
1.0
150
1.2
0.6
–
–
–
–
–
–
–
–
t
ns
ns
W
Set-up time An to CP
Set-up time An to LE
t
SU
–
–
Hold time An to CP
0.7
0.4
240
0.4
0.1
190
t
ns
h
Hold time An to LE
f
Maximum clock pulse frequency
MHz
max
NOTES:
1. All typical values are measured T
= 25°C.
amb
2. Typical value is measured at V = 3.3 V.
CC
7
2000 Jun 20
Philips Semiconductors
Product specification
18-bit registered driver with inverted register enable
and 30Ω termination resistors (3-State)
74ALVC162834A
AC WAVEFORMS FOR V = 3.0 V TO 3.6 V AND
CC
1/f
MAX
V
= 2.7 V
CC
V
I
V
V
V
V
= 1.5 V
M
X
Y
V
V
M
= V + 0.3 V
M
CP INPUT
GND
OL
= V – 0.3 V
OH
t
W
and V are the typical output voltage drop that occur with the
OL
OH
t
t
PLH
PHL
output load.
V = 2.7 V
I
V
OH
V
Yn OUTPUT
M
AC WAVEFORMS FOR V = 2.3 V TO 2.7 V AND
CC
V
OL
V
< 2.3 V RANGE
CC
NOTE: V = 0.5V at V = 2.3 to 2.7 V
M
CC
CC
SH00135
V
V
V
V
= 0.5 V
M
CC
Waveform 4. The clock (CP) to Yn propagation delays,
the clock pulse width and the maximum clock frequency.
= V + 0.15 V
X
OL
= V – 0.15 V
Y
OH
and V are the typical output voltage drop that occur with the
OL
OH
output load.
V = V
I
CC
V
I
V
CP INPUT
M
V
I
GND
A
n
V
M
t
su
t
su
INPUT
t
h
t
h
GND
V
I
t
t
PLH
PHL
An INPUT
V
Y
OH
n
GND
V
M
OUTPUT
V
OH
V
OL
V
M
Yn OUTPUT
NOTE: V = 0.5V at V = 2.3 to 2.7 V
M
CC
CC
SH00132
V
OL
Waveform 1. Input (An) to output (Yn) propagation delay
NOTE: The shaded areas indicate when the input is permitted to change
for predictable output performance.
V
= 0.5V at V = 2.3 to 2.7 V
M
CC CC
SH00136
V
I
Waveform 5. Data set-up and hold times for the An input to the
clock CP input
V
V
M
M
LE INPUT
GND
t
W
t
t
PLH
PHL
V
I
V
OH
V
nOE INPUT
GND
V
M
M
Yn OUTPUT
V
OL
NOTE: V = 0.5 V at V = 2.3 to 2.7 V
M
CC
CC
SH00165
t
t
PZL
PLZ
Waveform 2. Latch enable input (LE) pulse width,
V
CC
the latch enable input to output (Yn) propagation delays.
OUTPUT
LOW-to-OFF
OFF-to-LOW
V
M
V
X
V
I
V
OL
An
INPUT
V
M
t
t
PZH
PHZ
GND
V
th
th
OH
OUTPUT
HIGH-to-OFF
OFF-to-HIGH
V
t
t
Y
SU
SU
V
M
V
I
LE
INPUT
V
M
GND
outputs
enabled
outputs
disabled
outputs
enabled
GND
NOTE: The shaded areas indicate when the input is permitted to change
NOTE: V = 0.5V at V = 2.3 to 2.7 V
M
CC
CC
for predictable output performance.
SH00137
V
= 0.5V at V = 2.3 to 2.7 V
M
CC CC
Waveform 6. 3-State enable and disable times
SH00166
Waveform 3. Data set-up and hold times
for the An input to the LE input
8
2000 Jun 20
Philips Semiconductors
Product specification
18-bit registered driver with inverted register enable
and 30Ω termination resistors (3-State)
74ALVC162834A
TEST CIRCUIT
S
1
2 * V
V
CC
CC
Open
GND
R
R
= 500 Ω
= 500 Ω
L
L
V
V
O
I
PULSE
GENERATOR
D.U.T.
R
T
C
L
Test Circuit for switching times
DEFINITIONS
R
L
C
L
R
T
= Load resistor
= Load capacitance includes jig and probe capacitance
= Termination resistance should be equal to Z of pulse generators.
OUT
SWITCH POSITION
TEST
S
V
V
I
1
CC
t
t
Open
< 2.7V
V
CC
PLH/ PHL
t
t
t
2.7–3.6V
2.7V
PLZ/ PZL
2 < V
CC
t
GND
PHZ/ PZH
SV00906
Waveform 7. Load circuitry for switching times
9
2000 Jun 20
Philips Semiconductors
Product specification
18-bit registered driver with inverted register enable
and 30Ω termination resistors (3-State)
74ALVC162834A
TSSOP56: plastic thin shrink small outline package; 56 leads; body width 6.1 mm
SOT364-1
10
2000 Jun 20
Philips Semiconductors
Product specification
18-bit registered driver with inverted register enable
and 30Ω termination resistors (3-State)
74ALVC162834A
NOTES
11
2000 Jun 20
Philips Semiconductors
Product specification
18-bit registered driver with inverted register enable
and 30Ω termination resistors (3-State)
74ALVC162834A
Data sheet status
[1]
Data sheet
status
Product
status
Definition
Objective
specification
Development
This data sheet contains the design target or goal specifications for product development.
Specification may change in any manner without notice.
Preliminary
specification
Qualification
This data sheet contains preliminary data, and supplementary data will be published at a later date.
Philips Semiconductors reserves the right to make changes at any time without notice in order to
improve design and supply the best possible product.
Product
specification
Production
This data sheet contains final specifications. Philips Semiconductors reserves the right to make
changes at any time without notice in order to improve design and supply the best possible product.
[1] Please consult the most recently issued datasheet before initiating or completing a design.
Definitions
Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For
detailed information see the relevant data sheet or data handbook.
Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one
or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or
at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended
periods may affect device reliability.
Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips
Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or
modification.
Disclaimers
Life support — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can
reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications
do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.
Righttomakechanges—PhilipsSemiconductorsreservestherighttomakechanges, withoutnotice, intheproducts, includingcircuits,standard
cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no
responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these
products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless
otherwise specified.
Philips Semiconductors
811 East Arques Avenue
P.O. Box 3409
Copyright Philips Electronics North America Corporation 2000
All rights reserved. Printed in U.S.A.
Sunnyvale, California 94088–3409
Telephone 800-234-7381
Date of release: 06-00
Document order number:
9397-750-07244
Philips
Semiconductors
相关型号：
74ALVC162834ADGG:1
74ALVC162834A - 18-bit registered driver with inverted register enable and 30 Ω termination resistors (3-state) TSSOP 56-Pin
NXP
74ALVC162834A_0006
18-bit registered driver with inverted register enable and 30ohm termination resistors 3-State
NXP
74ALVC162835
Low Voltage 18-Bit Universal Bus Driver with 3.6V Tolerant Inputs/Outputs and 26з Series Resistors in Outputs
FAIRCHILD
74ALVC162835ADGG,1
74ALVC162835A - 18-bit registered driver with 30 Ω termination resistors (3‑state) TSSOP 56-Pin
NXP
74ALVC162835ADGG-T
IC ALVC/VCX/A SERIES, 18-BIT DRIVER, TRUE OUTPUT, PDSO56, PLASTIC, SOT-364, TSSOP2-48, Bus Driver/Transceiver
NXP
74ALVC162835ADGG:1
74ALVC162835A - 18-bit registered driver with 30 Ω termination resistors (3‑state) TSSOP 56-Pin
NXP
©2020 ICPDF网 联系我们和版权申明