74AVC16834ADGV,112 [NXP]
74AVC16834A - 18-bit registered driver with inverted register enable and Dynamic Controlled Outputs(TM) (3-State) TSSOP 56-Pin;
| 型号： | 74AVC16834ADGV,112 |
| 厂家： | 
NXP |
| 描述： | 74AVC16834A - 18-bit registered driver with inverted register enable and Dynamic Controlled Outputs(TM) (3-State) TSSOP 56-Pin 驱动 光电二极管 逻辑集成电路 电视 |
| 文件： | 总14页 (文件大小：228K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
Important notice
Dear Customer,
On 7 February 2017 the former NXP Standard Product business became a new company with the
tradename Nexperia. Nexperia is an industry leading supplier of Discrete, Logic and PowerMOS
semiconductors with its focus on the automotive, industrial, computing, consumer and wearable
application markets
In data sheets and application notes which still contain NXP or Philips Semiconductors references, use
the references to Nexperia, as shown below.
Instead of http://www.nxp.com, http://www.philips.com/ or http://www.semiconductors.philips.com/,
use http://www.nexperia.com
Instead of sales.addresses@www.nxp.com or sales.addresses@www.semiconductors.philips.com, use
salesaddresses@nexperia.com (email)
Replace the copyright notice at the bottom of each page or elsewhere in the document, depending on
the version, as shown below:
- © NXP N.V. (year). All rights reserved or © Koninklijke Philips Electronics N.V. (year). All rights
reserved
Should be replaced with:
- © Nexperia B.V. (year). All rights reserved.
If you have any questions related to the data sheet, please contact our nearest sales office via e-mail
or telephone (details via salesaddresses@nexperia.com). Thank you for your cooperation and
understanding,
Kind regards,
Team Nexperia
INTEGRATED CIRCUITS
74AVC16834A
18-bit registered driver
with inverted register enableand
Dynamic Controlled Outputs (3-State)
Product data
Supersedes data of 2000 Jul 25
2002 Sep 11
Philips
Semiconductors
Philips Semiconductors
Product data
18-bit registered driver with inverted register enable
and Dynamic Controlled Outputs (3-State)
74AVC16834A
FEATURES
PIN CONFIGURATION
• Wide supply voltage range of 1.2 V to 3.6 V
• Complies with JEDEC standard no. 8-1A/5/7
• CMOS low power consumption
NC
NC
1
2
56
55
54
53
52
51
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
GND
NC
Y
3
A
0
0
• Input/output tolerant up to 3.6 V
GND
4
GND
• DCO (Dynamic Controlled Output) circuit dynamically changes
output impedance, resulting in noise reduction without speed
degradation
Y
Y
5
A
A
V
A
A
A
1
2
1
6
2
V
7
CC
CC
3
• Low inductance multiple V and GND pins for minimum noise
Y
3
8
CC
and ground bounce
Y
Y
9
4
5
4
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
• Power off disables 74AVC16834A outputs, permitting Live
5
Insertion
GND
GND
• Integrated input diodes to minimize input overshoot and
Y
6
A
6
undershoot
Y
Y
Y
A
A
A
A
A
7
8
9
7
• Full PC133 solution provided when used with PCK2509S or
8
PCK2510S and CBT16292
9
Y
10
10
11
Y
11
DESCRIPTION
GND
GND
The 74AVC16834A is a 18-bit universal bus driver. Data flow is
controlled by output enable (OE), latch enable (LE) and clock inputs
(CP).
Y
Y
Y
A
A
A
V
A
A
12
13
14
12
13
14
CC
15
16
This product is designed to have an extremely fast propagation
delay and a minimum amount of power consumption.
V
CC
Y
15
16
To ensure the high-impedance state during power up or power
Y
down, OE should be tied to V through a pullup resistor (Live
CC
Insertion).
GND
GND
Y
A
17
17
A Dynamic Controlled Output (DCO) circuitry is implemented to
support termination line drive during transient. See the graphs on
page 9 for typical curves.
OE
LE
CP
GND
SH00156
QUICK REFERENCE DATA
GND = 0 V; T
= 25 °C; t = t ≤ 2.0 ns; C = 30 pF.
amb
r
f
L
SYMBOL
PARAMETER
CONDITIONS
TYPICAL
UNIT
V
V
V
= 1.8 V
= 2.5 V
= 3.3 V
2.6
2.0
1.7
CC
CC
CC
Propagation delay
An to Yn
t
t
/t
ns
ns
PHL PLH
Propagation delay
LE to Yn;
CP to Yn
V
CC
V
CC
V
CC
= 1.8 V
= 2.5 V
= 3.3 V
2.9
2.3
1.9
/t
PHL PLH
C
C
Input capacitance
5.0
25
6
pF
pF
I
Outputs enabled
Output disabled
1
Power dissipation capacitance per buffer
V = GND to V
I CC
PD
NOTES:
1. C is used to determine the dynamic power dissipation (P in µW):
PD
D
2
2
P
= C × V
× f + S (C × V
× f ) where: f = input frequency in MHz; C = output load capacitance in pF;
CC o i L
D
PD
CC
i
L
2
f = output frequency in MHz; V = supply voltage in V; S (C × V
o
× f ) = sum of outputs.
o
CC
L
CC
ORDERING INFORMATION
TEMPERATURE
RANGE
DRAWING
NUMBER
PACKAGES
ORDER CODE
56-Pin Plastic 0.5 mm pitch TSSOP
–40°C to +85°C
–40°C to +85°C
74AVC16834ADGG
74AVC16834ADGV
SOT364-1
SOT481-2
56-Pin Plastic 0.4 pitch TSSOP (TVSOP)
2
2002 Sep 11
Philips Semiconductors
Product data
18-bit registered driver with inverted register enable
and Dynamic Controlled Outputs (3-State)
74AVC16834A
PIN DESCRIPTION
PIN NUMBER
1, 2, 55
LOGIC SYMBOL
SYMBOL NAME AND FUNCTION
NC
No connection
OE
3, 5, 6, 8, 9, 10, 12, 13,
14, 15, 16, 17, 19, 20,
21, 23, 24, 26
Y to Y
0
Data outputs
17
4, 11, 18, 25, 32, 39, 46,
53, 56
GND
Ground (0 V)
CP
LE
7, 22, 35, 50
27
V
CC
Positive supply voltage
Output enable input
(active LOW)
OE
Latch enable input
(active LOW)
28
30
LE
CP
Clock input
54, 52, 51, 49, 48, 47,
45, 44, 43, 42, 41, 40,
38, 37, 36, 34, 33, 31
A to A
0
Data inputs
17
A
D
1
Y
1
LE
CP
TO THE 17 OTHER CHANNELS
SH00202
TYPICAL INPUT (DATA OR CONTROL)
V
CC
A1
SH00200
3
2002 Sep 11
Philips Semiconductors
Product data
18-bit registered driver with inverted register enable
and Dynamic Controlled Outputs (3-State)
74AVC16834A
LOGIC SYMBOL (IEEE/IEC)
FUNCTION TABLE
INPUTS
OUTPUTS
A
27
OE
H
L
LE
X
CP
X
X
X
↑
OE
CP
LE
EN1
2C3
30
28
X
L
Z
L
C3
G2
L
L
L
H
L
H
L
L
H
H
H
H
3
5
54
52
51
49
48
47
45
44
43
42
Y
Y
Y
Y
Y
Y
Y
Y
Y
A
A
A
A
A
A
A
A
A
0
1
2
3
4
5
6
7
8
0
1
2
3
4
5
6
7
8
L
↑
H
X
X
H
6
1
L
H
L
Y
0
0
8
1
1
3D
2
L
Y
9
H
L
X
Z
↑
=
=
=
=
=
HIGH voltage level
LOW voltage level
Don’t care
High impedance “off” state
LOW-to-HIGH level transition
10
12
13
14
NOTES:
15
16
17
19
20
21
23
24
26
Y
A
A
A
A
A
A
A
A
A
9
9
1. Output level before the indicated steady-state input conditions
were established, provided that CP is high before LE goes low.
2. Output level before the indicated steady-state input conditions
were established.
41
40
38
37
36
34
33
31
Y
10
10
11
12
13
14
15
16
17
Y
11
12
13
14
15
16
17
Y
Y
Y
Y
Y
Y
SH00158
168-pin SDR SDRAM DIMM
BACK SIDE
FRONT SIDE
74AVCM16834 74AVCM16834 74AVCM16834 PCK2509S or PCK2510S
The PLL clock distribution device and AVCM registered drivers reduce signal loads on the memory
controller and prevent timing delays and waveform distortions that would cause unreliable operation
SW00407
4
2002 Sep 11
Philips Semiconductors
Product data
18-bit registered driver with inverted register enable
and Dynamic Controlled Outputs (3-State)
74AVC16834A
RECOMMENDED OPERATING CONDITIONS
SYMBOL
PARAMETER
CONDITIONS
MIN
MAX
UNIT
1.65
2.3
3.0
1.95
2.7
3.6
DC supply voltage (according to JEDEC Low Voltage Standards)
V
V
CC
DC supply voltage (for low voltage applications)
DC Input voltage range
1.2
0
3.6
3.6
3.6
V
V
V
I
DC output voltage range; output 3-State
DC output voltage range; output HIGH or LOW state
Operating free-air temperature range
0
V
O
V
0
V
CC
T
amb
–40
0
+85
30
°C
V
= 1.65 to 2.3 V
= 2.3 to 3.0 V
= 3.0 to 3.6 V
CC
V
0
20
t , t
r
Input rise and fall times
ns/V
CC
f
V
0
10
CC
ABSOLUTE MAXIMUM RATINGS
In accordance with the Absolute Maximum Rating System (IEC 134). Voltages are referenced to GND (ground = 0 V).
SYMBOL PARAMETER CONDITIONS
DC supply voltage
RATING
UNIT
V
V
I
–0.5 to +4.6
–50
CC
DC input diode current
V t0
I
mA
V
IK
1
V
DC input voltage
For all inputs
–0.5 to 4.6
"50
I
I
DC output diode current
V
O
uV or V t 0
mA
V
OK
CC
O
V
DC output voltage; output 3-State
DC output voltage; output HIGH or LOW state
DC output source or sink current
Note 1
Note 1
–0.5 to 4.6
O
V
I
–0.5 to V +0.5
V
O
CC
V
O
= 0 to V
CC
mA
mA
°C
"50
"100
O
I
, I
DC V or GND current
GND CC
CC
T
stg
Storage temperature range
–65 to +150
Power dissipation per package
–plastic thin-medium-shrink (TSSOP)
For temperature range: –40 to +125 °C
above +55 °C derate linearly with 8 mW/K
P
TOT
mW
600
NOTE:
1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
5
2002 Sep 11
Philips Semiconductors
Product data
18-bit registered driver with inverted register enable
and Dynamic Controlled Outputs (3-State)
74AVC16834A
DC ELECTRICAL CHARACTERISTICS
Over recommended operating conditions. Voltage are referenced to GND (ground = 0 V).
LIMITS
SYMBOL
PARAMETER
TEST CONDITIONS
Temp = –40°C to +85°C
UNIT
1
MIN
TYP
–
MAX
V
V
V
V
V
V
V
V
V
= 1.2 V
V
CC
–
–
CC
CC
CC
CC
CC
CC
CC
CC
CC
= 1.65 to 1.95 V
= 2.3 to 2.7 V
= 3.0 to 3.6 V
= 1.2 V
0.65V
0.9
1.2
1.5
–
CC
V
HIGH level Input voltage
V
IH
1.7
2.0
–
–
–
GND
= 1.65 to 1.95 V
= 2.3 to 2.7 V
= 3.0 to 3.6 V
–
0.9
1.2
1.5
0.35V
0.7
CC
V
LOW level Input voltage
HIGH level output voltage
V
V
IL
–
–
0.8
= 1.65 to 3.6V; V = V or V ;
= –100 µA
I
IH
IL
V
*0.20
V
CC
–
CC
I
O
V
CC
V
CC
V
CC
V
CC
= 1.65 V; V = V or V ; I = –4 mA
V
CC
V
CC
V
CC
*0.45
*0.55
*0.70
V
V
V
*0.10
*0.28
*0.32
–
–
–
I
IH
IL
O
CC
CC
CC
V
OH
= 2.3 V; V = V or V ; I = –8 mA
I
IH
IL
O
= 3.0 V; V = V or V ; I = –12 mA
I
IH
IL
O
= 1.65 to 3.6 V; V = V or V ;
= 100 µA
I
IH
IL
–
GND
0.20
I
O
V
V
V
V
= 1.65 V; V = V or V ; I = 4 mA
–
–
–
0.10
0.26
0.36
0.45
0.55
0.70
CC
CC
CC
CC
I
IH
IL
O
V
LOW level output voltage
Input leakage current
V
OL
= 2.3 V; V = V or V ; I = 8 mA
I
IH
IL
O
= 3.0 V; V = V or V ; I = 12 mA
I
IH
IL
O
= 1.65 to 3.6 V;
CC
I
–
0.1
2.5
µA
I
V = V or GND
I
I
3-State output OFF-state current
3-State output OFF-state current
V
V
= 0 V; V or V = 3.6 V
–
–
0.1
0.1
µA
µA
"10
OFF
CC
CC
CC
I
O
I
/I
= 1.65 to 3.6 V; V = V or GND
12.5
IHZ ILZ
I
CC
V
V
= 1.65 to 2.7 V; V = V or V ;
I IH IL
–
–
0.1
0.1
5
= V or GND
O
CC
I
3-State output OFF-state current
Quiescent supply current
µA
µA
OZ
V
V
= 3.0 to 3.6 V; V = V or V ;
I IH IL
CC
O
10
= V or GND
CC
V
= 1.65 to 2.7 V; V = V or GND; I = 0
–
–
0.1
0.2
20
40
CC
CC
I
CC
O
I
CC
V
= 3.0 to 3.6 V; V = V or GND; I = 0
I
CC
O
NOTE:
1. All typical values are at T
= 25 °C.
amb
6
2002 Sep 11
Philips Semiconductors
Product data
18-bit registered driver with inverted register enable
and Dynamic Controlled Outputs (3-State)
74AVC16834A
AC CHARACTERISTICS
GND = 0 V; t = t ≤ 2.0 ns; C = 30 pF
r
f
L
LIMITS
V
=
V
1.5 V
=
V
1.2 V
=
CC
CC
CC
WAVEFORM
SYMBOL
PARAMETER
V
CC
= 3.3 ± 0.3 V
V
CC
= 2.5 ± 0.2 V
V = 1.8 ± 0.15 V
CC
UNIT
1.5 ± 0.1 V
1
1
1
MIN TYP
MAX MIN TYP
MAX MIN TYP
MAX MIN MAX
TYP
TYP
Propagation
delay
An to Yn
0.9
1.7
0.7
2.6
2.5
1.0
0.8
3.2
3.0
1.5
1.0
2.8
2.6
4.9
4.5
5.9
5.2
1, 7
2, 7
3, 7
6, 7
6, 7
2.0
2.0
2.3
2.0
2.8
2.1
5.8
6.5
5.1
8.2
6.9
3.6
4.0
3.7
5.0
4.5
Propagation
delay
LE to Yn
1.2
0.7
2.0
1.9
3.0
2.9
1.5
0.8
2.4
2.3
3.7
3.5
1.8
1.0
3.4
2.9
6.5
5.8
t
/t
ns
5.3
PHL PLH
Propagation
delay
CP to Yn
0.8
0.7
1.1
0.8
1.6
1.0
2.8
2.6
4.4
4.5
4.9
5.2
1.7
2.5
2.0
3.0
3-State output
enable time
OE to Yn
1.3
1.0
2.5
2.3
4.3
4.0
1.6
1.0
2.8
2.5
4.8
4.5
2.2
1.5
4.0
3.0
6.7
6.5
8.0
5.5
t
t
/t
ns
ns
PZH PZL
3-State output
disable time
OE to Yn
1.5
1.0
3.0
2.3
4.7
3.5
1.5
1.0
3.4
2.2
5.6
4.0
2.4
1.5
4.6
3.5
7.2
6.5
6.5
5.5
/t
PHZ PLZ
CP pulse width
HIGH or LOW
3, 7
2, 7
5, 7
4, 7
5, 7
4, 7
3, 7
1.0
1.0
–
–
–
–
–
–
–
–
–
1.2
1.2
–
–
–
–
–
–
–
–
–
2.0
2.0
0
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
t
ns
ns
W
LE pulse width
HIGH
–
Set-up time
An to CP
0.3 –0.5
0.1 –0.2
–0.2
0.5
0.3
0
0.2
1.5
0.6
0.1
–
0
0
t
SU
Set-up time
An to LE
0.5
0.9
0.6
500
0.1
0.6
0.4
–
0.6
0.7
0.2
400
0.1
0.3
0.1
–
1.0
0.7
0.1
250
0.8
0.3
0
1.5
0.1
–0.7
–
Hold time
An to CP
t
ns
h
Hold time
An to LE
Maximum clock
pulse frequency
f
–
–
MHz
max
NOTE:
1. All typical values are measured at T
= 25 °C and at V = 1.8 V, 2.5 V, 3.3 V.
amb
CC
7
2002 Sep 11
Philips Semiconductors
Product data
18-bit registered driver with inverted register enable
and Dynamic Controlled Outputs (3-State)
74AVC16834A
AC WAVEFORMS FOR V = 3.0 V TO 3.6 V
CC
V
I
RANGE
An
INPUT
V
M
V
V
V
V
= 0.5 V
M
X
Y
CC
= V + 0.300 V
GND
OL
th
th
= V – 0.300 V
OH
and V are the typical output voltage drop that occur with the
t
t
SU
SU
OL
OH
V
I
output load.
V = V
LE
INPUT
V
I
CC
M
GND
AC WAVEFORMS FOR V = 2.3 V TO 2.7 V AND
CC
NOTE: The shaded areas indicate when the input is permitted to change
V
< 2.3 V RANGE
CC
for predictable output performance.
V
= 0.5V at V = 2.3 to 2.7 V
V
V
V
V
= 0.5 V
M
CC CC
M
X
Y
OL
CC
SH00166
= V + 0.15 V
OL
= V – 0.15 V
OH
Waveform 4. Data set-up and hold times for the An input to the
LE input
and V are the typical output voltage drop that occur with the
OH
output load.
V = V
I
CC
V
I
V
V
I
CP INPUT
M
A
n
GND
V
M
INPUT
t
su
t
su
GND
t
h
t
h
t
t
PLH
PHL
V
I
V
Y
OH
n
An INPUT
V
M
GND
OUTPUT
V
V
OL
OH
NOTE: V = 0.5V at V = 2.3 to 2.7 V
M
CC
CC
SH00132
V
M
Yn OUTPUT
Waveform 1. Input (An) to output (Yn) propagation delay
V
OL
NOTE: The shaded areas indicate when the input is permitted to change
for predictable output performance.
V
= 0.5V at V = 2.3 to 2.7 V
M
CC CC
SH00136
V
I
Waveform 5. Data set-up and hold times for the An input to the
clock CP input
V
V
M
M
LE INPUT
GND
t
W
t
t
PLH
PHL
V
V
I
OH
V
M
Yn OUTPUT
V
nOE INPUT
GND
M
V
OL
NOTE: V = 0.5 V at V = 2.3 to 2.7 V
M
CC
CC
SH00165
Waveform 2. Latch enable input (LE) pulse width, the latch
enable input to output (Yn) propagation delays.
t
t
PZL
PLZ
V
CC
OUTPUT
LOW-to-OFF
OFF-to-LOW
V
M
V
X
1/f
MAX
V
OL
V
I
t
t
PZH
PHZ
V
V
M
M
CP INPUT
GND
V
OH
t
W
OUTPUT
HIGH-to-OFF
OFF-to-HIGH
V
Y
t
t
PLH
PHL
V
M
V
OH
GND
V
Yn OUTPUT
M
outputs
enabled
outputs
disabled
outputs
enabled
V
OL
NOTE: V = 0.5V at V = 2.3 to 2.7 V
NOTE: V = 0.5V at V = 2.3 to 2.7 V
M CC CC
M
CC
CC
SH00135
SH00137
Waveform 3. The clock (CP) to Yn propagation delays, the
clock pulse width and the maximum clock frequency.
Waveform 6. 3-State enable and disable times
8
2002 Sep 11
Philips Semiconductors
Product data
18-bit registered driver with inverted register enable
and Dynamic Controlled Outputs (3-State)
74AVC16834A
TEST CIRCUIT
GRAPHS
S
1
2 * V
V
CC
CC
3.5
3
Open
GND
R
R
L
L
2.5
2
V
V
O
I
V
= 3.3 V
CC
PULSE
GENERATOR
D.U.T.
1.5
1
R
T
C
V
CC
L
= 2.5 V
V
CC
0.5
= 1.8 V
Test Circuit for switching times
0
0
50
100
I
OUTPUT CURRENT (mA)
OL
150
200
250
DEFINITIONS
R
L
C
L
R
T
= Load resistor
= Load capacitance includes jig and probe capacitance
= Termination resistance should be equal to Z of pulse generators.
OUT
SH00204
SWITCH POSITION
TEST
S
V
V
R
L
1
CC
I
Figure 1. Output voltage (V ) vs. output current (I
)
OL
OL
t
t
Open
< 2.3 V
2.3–2.7 V
3.0 V
V
V
1000 Ω
500 Ω
500 Ω
PLH/ PHL
CC
CC
t
t
t
PLZ/ PZL
2 < V
CC
t
GND
V
CC
PHZ/ PZH
3.5
SV01018
3.0
2.5
2.0
Waveform 7. Load circuitry for switching times
1.5
1.0
V
= 3.3 V
CC
0.5
V
CC
V
CC
= 2.5 V
–150
= 1.8 V
0.0
–50
–250
–200
–100
0
I
OUTPUT CURRENT (mA)
OH
SH00205
Figure 2. Output voltage (V ) vs. output current (I
)
OH
OH
A Dynamic Controlled Output (DCO) circuit is designed in. During
the transition, it initially lowers the output impedance to effectively
drive the load and, subsequently, raises the impedance to reduce
noise. Figures 1 and 2 show V vs. I and V vs. I curves to
OL
OL
OH
OH
illustrate the output impedance and drive capability of the circuit. At
the beginning of the signal transition, the DCO circuit provides a
maximum dynamic drive that is equivalent to a high drive standard
output device.
9
2002 Sep 11
Philips Semiconductors
Product data
18-bit registered driver with inverted register enable
and Dynamic Controlled Outputs (3-State)
74AVC16834A
TSSOP56: plastic thin shrink small outline package; 56 leads; body width 6.1 mm
SOT364-1
10
2002 Sep 11
Philips Semiconductors
Product data
18-bit registered driver with inverted register enable
and Dynamic Controlled Outputs (3-State)
74AVC16834A
TSSOP56: plastic thin shrink small outline package; 56 leads; body width 4.4 mm
SOT481-2
11
2002 Sep 11
Philips Semiconductors
Product data
18-bit registered driver with inverted register enable
and Dynamic Controlled Outputs (3-State)
74AVC16834A
REVISION HISTORY
Rev
Date
Description
_4
2000 Jul 25
Product specification (9397 750 07353); fourth version.
Engineering Change Notice: 853-2207 24201:
_5
2002 Sep 11
Product data (9397 750 10331); fifth version supersedes Product specification
2000 Jul 25. Engineering Change Notice: 853-2207 28874 (2002 Sep 09).
Modifications:
Add new package option (TVSOP) to existing product data sheet.
12
2002 Sep 11
Philips Semiconductors
Product data
18-bit registered driver with inverted register enable
and Dynamic Controlled Outputs (3-State)
74AVC16834A
Data sheet status
Product
status
Definitions
[1]
Data sheet status
[2]
Objective data
Development
This data sheet contains data from the objective specification for product development.
Philips Semiconductors reserves the right to change the specification in any manner without notice.
Preliminary data
Product data
Qualification
Production
This data sheet contains data from the preliminary specification. Supplementary data will be
published at a later date. Philips Semiconductors reserves the right to change the specification
without notice, in order to improve the design and supply the best possible product.
This data sheet contains data from the product specification. Philips Semiconductors reserves the
right to make changes at any time in order to improve the design, manufacturing and supply.
Changes will be communicated according to the Customer Product/Process Change Notification
(CPCN) procedure SNW-SQ-650A.
[1] Please consult the most recently issued data sheet before initiating or completing a design.
[2] The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL
http://www.semiconductors.philips.com.
Definitions
Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For
detailed information see the relevant data sheet or data handbook.
Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one
or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or
at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended
periods may affect device reliability.
Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips
Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or
modification.
Disclaimers
Life support — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can
reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications
do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.
Righttomakechanges—PhilipsSemiconductorsreservestherighttomakechanges, withoutnotice, intheproducts, includingcircuits,standard
cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no
responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these
products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless
otherwise specified.
Koninklijke Philips Electronics N.V. 2002
Contact information
All rights reserved. Printed in U.S.A.
For additional information please visit
http://www.semiconductors.philips.com.
Fax: +31 40 27 24825
Date of release: 09-02
9397 750 10331
For sales offices addresses send e-mail to:
sales.addresses@www.semiconductors.philips.com.
Document order number:
Philips
Semiconductors
相关型号：
74AVC16834ADGV,118
74AVC16834A - 18-bit registered driver with inverted register enable and Dynamic Controlled Outputs(TM) (3-State) TSSOP 56-Pin
NXP
74AVC16835ADG
IC AVC SERIES, 18-BIT DRIVER, TRUE OUTPUT, PDSO56, 6.10 MM, PLASTIC, MO-153, SOT-364-1, TSSOP-56, Bus Driver/Transceiver
NXP
74AVC16835ADG-T
IC AVC SERIES, 18-BIT DRIVER, TRUE OUTPUT, PDSO56, 6.10 MM, PLASTIC, MO-153, SOT-364-1, TSSOP-56, Bus Driver/Transceiver
NXP
74AVC16835ADGG,112
74AVC16835A - 18-bit registered driver with Dynamic Controlled Outputs(TM) (3-State) TSSOP 56-Pin
NXP
©2020 ICPDF网 联系我们和版权申明