74HC1G14GW,165 [NXP]

74HC(T)1G14 - Inverting Schmitt trigger TSSOP 5-Pin;
74HC1G14GW,165
型号: 74HC1G14GW,165
厂家: NXP    NXP
描述:

74HC(T)1G14 - Inverting Schmitt trigger TSSOP 5-Pin

栅 光电二极管 逻辑集成电路 触发器
文件: 总14页 (文件大小:76K)
中文:  中文翻译
下载:  下载PDF数据表文档文件
74HC1G14; 74HCT1G14  
Inverting Schmitt trigger  
Rev. 04 — 17 July 2007  
Product data sheet  
1. General description  
74HC1G14 and 74HCT1G14 are high-speed Si-gate CMOS devices. They provide an  
inverting buffer function with Schmitt trigger action. These devices are capable of  
transforming slowly changing input signals into sharply defined, jitter-free output signals.  
The HC device has CMOS input switching levels and supply voltage range 2 V to 6 V.  
The HCT device has TTL input switching levels and supply voltage range 4.5 V to 5.5 V.  
The standard output currents are half those of the 74HC14 and 74HCT14.  
2. Features  
I Symmetrical output impedance  
I High noise immunity  
I Low power dissipation  
I Balanced propagation delays  
I SOT353-1 and SOT753 package options  
I Specified from 40 °C to +125 °C  
3. Applications  
I Wave and pulse shapers  
I Astable multivibrators  
I Monostable multivibrators  
4. Ordering information  
Table 1.  
Ordering information  
Type number  
Package  
Temperature range  
40 °C to +125 °C  
Name  
Description  
Version  
74HC1G14GW  
74HCT1G14GW  
74HC1G14GV  
74HCT1G14GV  
TSSOP5  
plastic thin shrink small outline package;  
5 leads; body width 1.25 mm  
SOT353-1  
40 °C to +125 °C  
SC-74A  
plastic surface-mounted package; 5 leads  
SOT753  
 
 
 
 
 
74HC1G14; 74HCT1G14  
NXP Semiconductors  
Inverting Schmitt trigger  
5. Marking  
Table 2.  
Marking codes  
Type number  
74HC1G14GW  
74HCT1G14GW  
74HC1G14GV  
74HCT1G14GV  
Marking  
HF  
TF  
H14  
T14  
6. Functional diagram  
A
Y
4
2
A
Y
2
4
mna023  
mna024  
mna025  
Fig 1. Logic symbol  
Fig 2. IEC logic symbol  
Fig 3. Logic diagram  
7. Pinning information  
7.1 Pinning  
74HC1G14  
74HCT1G14  
1
2
3
5
4
n.c.  
A
V
Y
CC  
GND  
001aaf106  
Fig 4. Pin configuration  
7.2 Pin description  
Table 3.  
Symbol  
n.c.  
Pin description  
Pin  
Description  
not connected  
data input  
1
2
3
5
5
A
GND  
Y
ground (0 V)  
data output  
VCC  
supply voltage  
74HC_HCT1G14_4  
© NXP B.V. 2007. All rights reserved.  
Product data sheet  
Rev. 04 — 17 July 2007  
2 of 14  
 
 
 
 
 
74HC1G14; 74HCT1G14  
NXP Semiconductors  
Inverting Schmitt trigger  
8. Functional description  
Table 4.  
Function table  
H = HIGH voltage level; L = LOW voltage level  
Input  
Output  
A
L
Y
H
L
H
9. Limiting values  
Table 5.  
Limiting values  
In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V). [1]  
Symbol  
VCC  
IIK  
Parameter  
Conditions  
Min  
Max  
+7.0  
±20  
±20  
±12.5  
25  
Unit  
V
supply voltage  
0.5  
input clamping current  
output clamping current  
output current  
VI < 0.5 V or VI > VCC + 0.5 V  
VO < 0.5 V or VO > VCC + 0.5 V  
0.5 V < VO < VCC + 0.5 V  
-
mA  
mA  
mA  
mA  
mA  
°C  
IOK  
-
IO  
-
ICC  
supply current  
-
IGND  
Tstg  
Ptot  
ground current  
25  
65  
-
-
storage temperature  
total power dissipation  
+150  
200  
[2]  
Tamb = 40 °C to +125 °C  
mW  
[1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.  
[2] Above 55 °C the value of Ptot derates linearly with 2.5 mW/K.  
10. Recommended operating conditions  
Table 6.  
Recommended operating conditions  
Voltages are referenced to GND (ground = 0 V).  
Symbol Parameter Conditions  
74HC1G14  
74HCT1G14  
Unit  
Min  
2.0  
0
Typ  
5.0  
-
Max  
6.0  
Min  
4.5  
0
Typ  
5.0  
-
Max  
5.5  
VCC  
VI  
supply voltage  
input voltage  
V
V
V
VCC  
VCC  
+125  
VCC  
VCC  
VO  
output voltage  
ambient temperature  
0
-
0
-
Tamb  
40  
+25  
40  
+25  
+125 °C  
74HC_HCT1G14_4  
© NXP B.V. 2007. All rights reserved.  
Product data sheet  
Rev. 04 — 17 July 2007  
3 of 14  
 
 
 
 
 
74HC1G14; 74HCT1G14  
NXP Semiconductors  
Inverting Schmitt trigger  
11. Static characteristics  
Table 7.  
Static characteristics  
Voltages are referenced to GND (ground = 0 V). All typical values are measured at Tamb = 25 °C.  
Symbol  
Parameter  
Conditions  
40 °C to +85 °C  
40 °C to +125 °C Unit  
Min  
Typ  
Max  
Min  
Max  
For type 74HC1G14  
VOH HIGH-level output  
VI = VIH or VIL  
voltage  
IO = 20 µA; VCC = 2.0 V  
IO = 20 µA; VCC = 4.5 V  
IO = 20 µA; VCC = 6.0 V  
IO = 2.0 mA; VCC = 4.5 V  
IO = 2.6 mA; VCC = 6.0 V  
VI = VIH or VIL  
1.9  
4.4  
2.0  
4.5  
-
-
-
-
-
1.9  
4.4  
5.9  
3.7  
5.2  
-
-
-
-
-
V
V
V
V
V
5.9  
6.0  
4.13  
5.63  
4.32  
5.81  
VOL  
LOW-level output  
voltage  
IO = 20 µA; VCC = 2.0 V  
IO = 20 µA; VCC = 4.5 V  
IO = 20 µA; VCC = 6.0 V  
IO = 2.0 mA; VCC = 4.5 V  
IO = 2.6 mA; VCC = 6.0 V  
-
-
-
-
-
-
-
0
0.1  
0.1  
-
-
-
-
-
-
-
0.1  
0.1  
0.1  
0.4  
0.4  
1.0  
20  
V
0
V
0
0.15  
0.16  
-
0.1  
V
0.33  
0.33  
1.0  
V
V
II  
input leakage current VI = VCC or GND; VCC = 6.0 V  
µA  
µA  
ICC  
supply current  
VI = VCC or GND; IO = 0 A;  
CC = 6.0 V  
-
10  
V
CI  
input capacitance  
-
1.5  
-
-
-
pF  
VT+  
positive-going  
threshold voltage  
see Figure 7 and 8  
VCC = 2.0 V  
0.7  
1.7  
2.1  
1.09  
2.36  
3.12  
1.5  
3.15  
4.2  
0.7  
1.7  
2.1  
1.5  
3.15  
4.2  
V
V
V
VCC = 4.5 V  
VCC = 6.0 V  
VT  
negative-going  
threshold voltage  
see Figure 7 and 8  
VCC = 2.0 V  
0.3  
0.9  
1.2  
0.60  
1.53  
2.08  
0.9  
2.0  
2.6  
0.3  
0.9  
1.2  
0.9  
2.0  
2.6  
V
V
V
VCC = 4.5 V  
VCC = 6.0 V  
VH  
hysteresis voltage  
see Figure 7 and 8  
VCC = 2.0 V  
0.2  
0.4  
0.6  
0.48  
0.83  
1.04  
1.0  
1.4  
1.6  
0.2  
0.4  
0.6  
1.0  
1.4  
1.6  
V
V
V
VCC = 4.5 V  
VCC = 6.0 V  
For type 74HCT1G14  
VOH HIGH-level output  
VI = VIH or VIL  
voltage  
IO = 20 µA; VCC = 4.5 V  
IO = 2.0 mA; VCC = 4.5 V  
VI = VIH or VIL  
4.4  
4.5  
-
-
4.4  
3.7  
-
-
V
V
4.13  
4.32  
VOL  
LOW-level output  
voltage  
IO = 20 µA; VCC = 4.5 V  
IO = 2.0 mA; VCC = 4.5 V  
-
-
-
0
0.15  
-
0.1  
0.33  
1.0  
-
-
-
0.1  
0.4  
1.0  
V
V
II  
input leakage current VI = VCC or GND; VCC = 5.5 V  
µA  
74HC_HCT1G14_4  
© NXP B.V. 2007. All rights reserved.  
Product data sheet  
Rev. 04 — 17 July 2007  
4 of 14  
 
74HC1G14; 74HCT1G14  
NXP Semiconductors  
Inverting Schmitt trigger  
Table 7.  
Static characteristics …continued  
Voltages are referenced to GND (ground = 0 V). All typical values are measured at Tamb = 25 °C.  
Symbol  
Parameter  
Conditions  
40 °C to +85 °C  
40 °C to +125 °C Unit  
Min  
Typ  
Max  
Min  
Max  
ICC  
supply current  
VI = VCC or GND; IO = 0 A;  
-
-
-
-
10  
500  
-
-
20  
µA  
µA  
pF  
VCC = 5.5 V  
ICC  
additional supply  
current  
per input; VCC = 4.5 V to 5.5 V;  
VI = VCC 2.1 V; IO = 0 A  
-
-
-
850  
-
CI  
input capacitance  
1.5  
VT+  
positive-going  
threshold voltage  
see Figure 7 and 8  
VCC = 4.5 V  
1.2  
1.4  
1.55  
1.80  
1.9  
2.1  
1.2  
1.4  
1.9  
2.1  
V
V
VCC = 5.5 V  
VT−  
negative-going  
threshold voltage  
see Figure 7 and 8  
VCC = 4.5 V  
0.5  
0.6  
0.76  
0.90  
1.2  
1.4  
0.5  
0.6  
1.2  
1.4  
V
V
VCC = 5.5 V  
VH  
hysteresis voltage  
see Figure 7 and 8  
VCC = 4.5 V  
0.4  
0.4  
0.80  
0.90  
-
-
0.4  
0.4  
-
-
V
V
VCC = 5.5 V  
12. Dynamic characteristics  
Table 8.  
Dynamic characteristics  
GND = 0 V; tr = tf 6.0 ns; All typical values are measured at Tamb = 25 °C. For test circuit see Figure 6  
Symbol Parameter  
Conditions  
40 °C to +85 °C  
40 °C to +125 °C Unit  
Min  
Typ  
Max  
Min  
Max  
For type 74HC1G14  
[1]  
tpd  
propagation delay A to Y; see Figure 5  
VCC = 2.0 V; CL = 50 pF  
-
-
-
-
-
25  
12  
10  
11  
20  
155  
31  
-
-
-
-
-
-
190  
38  
-
ns  
ns  
ns  
ns  
pF  
VCC = 4.5 V; CL = 50 pF  
VCC = 5.0 V; CL = 15 pF  
VCC = 6.0 V; CL = 50 pF  
26  
-
32  
-
[2]  
[1]  
CPD  
power dissipation VI = GND to VCC  
capacitance  
For type 74HCT1G14  
tpd  
propagation delay A to Y; see Figure 5  
VCC = 4.5 V; CL = 50 pF  
VCC = 5.0 V; CL = 15 pF  
-
-
-
17  
15  
22  
43  
-
-
-
-
51  
-
ns  
ns  
pF  
[2]  
CPD  
power dissipation VI = GND to VCC 1.5 V  
-
-
capacitance  
[1] tpd is the same as tPLH and tPHL  
.
[2] CPD is used to determine the dynamic power dissipation PD (µW).  
PD = CPD × VCC2 × fi + (CL × VCC2 × fo) where:  
fi = input frequency in MHz; fo = output frequency in MHz  
CL = output load capacitance in pF; VCC = supply voltage in Volts  
(CL × VCC2 × fo) = sum of outputs  
74HC_HCT1G14_4  
© NXP B.V. 2007. All rights reserved.  
Product data sheet  
Rev. 04 — 17 July 2007  
5 of 14  
 
 
 
 
74HC1G14; 74HCT1G14  
NXP Semiconductors  
Inverting Schmitt trigger  
13. Waveforms  
V
A input  
M
t
t
PHL  
PLH  
Y output  
V
M
mna033  
Measurement points are given in Table 9.  
Fig 5. The input (A) to output (Y) propagation delays  
Table 9. Measurement points  
Type number  
Input  
Output  
VM  
VI  
VM  
74HC1G14  
GND to VCC  
GND to 3.0 V  
0.5 × VCC  
0.5 × VCC  
0.5 × VCC  
74HCT1G14  
1.5 V  
V
CC  
V
V
O
I
PULSE  
GENERATOR  
DUT  
C
50 pF  
L
R
T
mna034  
Test data is given in Table 8. Definitions for test circuit:  
CL = Load capacitance including jig and probe capacitance.  
RT = Termination resistance should be equal to output impedance Zo of the pulse generator.  
Fig 6. Load circuitry for switching times  
74HC_HCT1G14_4  
© NXP B.V. 2007. All rights reserved.  
Product data sheet  
Rev. 04 — 17 July 2007  
6 of 14  
 
 
74HC1G14; 74HCT1G14  
NXP Semiconductors  
Inverting Schmitt trigger  
14. Transfer characteristics waveforms  
V
O
V
T+  
V
V
I
H
V
T  
V
O
V
H
V
I
mna027  
V
V
T+  
T−  
mna026  
Fig 7. Transfer characteristic  
Fig 8. The definitions of VT+, VTand VH; where VT+  
and VTare between limits of 20 % and 70 %  
mna029  
mna028  
1.0  
100  
I
CC  
(mA)  
I
CC  
(µA)  
0.8  
0.6  
0.4  
0.2  
0
50  
0
0
2.5  
5.0  
0
1.0  
2.0  
V (V)  
I
V (V)  
I
Fig 9. Typical 74HC1G14 transfer characteristics;  
Fig 10. Typical 74HC1G14 transfer characteristics;  
VCC = 4.5 V  
VCC = 2.0 V  
74HC_HCT1G14_4  
© NXP B.V. 2007. All rights reserved.  
Product data sheet  
Rev. 04 — 17 July 2007  
7 of 14  
 
74HC1G14; 74HCT1G14  
NXP Semiconductors  
Inverting Schmitt trigger  
mna030  
1.6  
I
CC  
(mA)  
0.8  
0
0
3.0  
6.0  
V (V)  
I
Fig 11. Typical 74HC1G14 transfer characteristics; VCC = 6.0 V  
mna031  
mna032  
2.0  
3.0  
I
CC  
I
CC  
(mA)  
(mA)  
2.0  
1.0  
1.0  
0
0
0
2.5  
5.0  
0
3.0  
6.0  
V (V)  
I
V (V)  
I
Fig 12. Typical 74HCT1G14 transfer characteristics;  
CC = 4.5 V  
Fig 13. Typical 74HCT1G14 transfer characteristics;  
VCC = 5.5 V  
V
15. Application information  
The slow input rise and fall times cause additional power dissipation, this can be  
calculated using the following formula:  
Padd = fi × (tr × ∆ICC(AV) + tf × ∆ICC(AV)) × VCC  
Where:  
Padd = additional power dissipation (µW)  
fi = input frequency (MHz)  
tr = rise time (ns); 10 % to 90 %  
74HC_HCT1G14_4  
© NXP B.V. 2007. All rights reserved.  
Product data sheet  
Rev. 04 — 17 July 2007  
8 of 14  
 
74HC1G14; 74HCT1G14  
NXP Semiconductors  
Inverting Schmitt trigger  
tf = fall time (ns); 90 % to 10 %  
ICC(AV) = average additional supply current (µA)  
ICC(AV) differs with positive or negative input transitions, as shown in Figure 14 and 15.  
74HC1G14 and 74HCT1G14 used in relaxation oscillator circuit, see Figure 16.  
Remark: All values given are typical unless otherwise specified.  
mna058  
mna036  
200  
200  
I  
I  
CC(AV)  
CC(AV)  
(µA)  
(µA)  
150  
100  
50  
150  
100  
50  
positive-going  
edge  
positive-going  
edge  
negative-going  
edge  
negative-going  
edge  
0
0
0
2.0  
4.0  
6.0  
0
2
4
6
V
(V)  
CC  
V
(V)  
CC  
Fig 14. ICC(AV) for 74HC1G14 devices; linear change of  
VI between 0.1 × VCC to 0.9 × VCC  
Fig 15. ICC(AV) for 74HCT1G14 devices; linear change  
of VI between 0.1 × VCC to 0.9 × VCC  
R
C
mna035  
1
T
1
For 74HC1G14: f =  
For 74HCT1G14: f =  
--- ---------------------  
0.8 × RC  
1
1
--- ------------------------  
T
0.67 × RC  
Fig 16. Relaxation oscillator using 74HC1G14 and 74HCT1G14  
74HC_HCT1G14_4  
© NXP B.V. 2007. All rights reserved.  
Product data sheet  
Rev. 04 — 17 July 2007  
9 of 14  
 
 
 
74HC1G14; 74HCT1G14  
NXP Semiconductors  
Inverting Schmitt trigger  
16. Package outline  
TSSOP5: plastic thin shrink small outline package; 5 leads; body width 1.25 mm  
SOT353-1  
D
E
A
X
c
y
H
v
M
A
E
Z
5
4
A
2
A
(A )  
3
A
1
θ
L
L
p
1
3
e
w M  
b
p
detail X  
e
1
0
1.5  
3 mm  
scale  
DIMENSIONS (mm are the original dimensions)  
A
(1)  
(1)  
(1)  
A
A
A
b
c
D
E
e
e
1
H
L
L
p
UNIT  
v
w
y
Z
θ
1
2
3
p
E
max.  
0.1  
0
1.0  
0.8  
0.30  
0.15  
0.25  
0.08  
2.25  
1.85  
1.35  
1.15  
2.25  
2.0  
0.46  
0.21  
0.60  
0.15  
7°  
0°  
mm  
1.1  
0.65  
1.3  
0.15  
0.425  
0.3  
0.1  
0.1  
Note  
1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.  
REFERENCES  
OUTLINE  
EUROPEAN  
PROJECTION  
ISSUE DATE  
VERSION  
IEC  
JEDEC  
JEITA  
00-09-01  
03-02-19  
SOT353-1  
MO-203  
SC-88A  
Fig 17. Package outline SOT353-1 (TSSOP5)  
74HC_HCT1G14_4  
© NXP B.V. 2007. All rights reserved.  
Product data sheet  
Rev. 04 — 17 July 2007  
10 of 14  
 
 
74HC1G14; 74HCT1G14  
NXP Semiconductors  
Inverting Schmitt trigger  
Plastic surface-mounted package; 5 leads  
SOT753  
D
B
E
A
X
y
H
v
M
A
E
5
4
Q
A
A
1
c
L
p
1
2
3
detail X  
e
b
p
w
M B  
0
1
2 mm  
scale  
DIMENSIONS (mm are the original dimensions)  
UNIT  
A
A
b
c
D
E
e
H
L
Q
v
w
y
p
1
p
E
0.100  
0.013  
0.40  
0.25  
1.1  
0.9  
0.26  
0.10  
3.1  
2.7  
1.7  
1.3  
3.0  
2.5  
0.6  
0.2  
0.33  
0.23  
mm  
0.95  
0.2  
0.2  
0.1  
REFERENCES  
JEDEC JEITA  
EUROPEAN  
PROJECTION  
OUTLINE  
VERSION  
ISSUE DATE  
IEC  
02-04-16  
06-03-16  
SOT753  
SC-74A  
Fig 18. Package outline SOT753 (SC-74A)  
74HC_HCT1G14_4  
© NXP B.V. 2007. All rights reserved.  
Product data sheet  
Rev. 04 — 17 July 2007  
11 of 14  
74HC1G14; 74HCT1G14  
NXP Semiconductors  
Inverting Schmitt trigger  
17. Abbreviations  
Table 10. Abbreviations  
Acronym  
DUT  
Description  
Device Under Test  
TTL  
Transistor-Transistor Logic  
18. Revision history  
Table 11. Revision history  
Document ID  
Release date  
20070717  
Data sheet status  
Change notice  
Supersedes  
74HC_HCT1G14_4  
Modifications:  
Product data sheet  
-
74HC_HCT1G14_3  
The format of this data sheet has been redesigned to comply with the new identity  
guidelines of NXP Semiconductors.  
Legal texts have been adapted to the new company name where appropriate.  
Package SOT353 changed to SOT353-1 in Table 1 and Figure 17.  
Quick Reference Data and Soldering sections removed.  
Section 2 “Features” updated.  
74HC_HCT1G14_3  
74HC_HCT1G14_2  
74HC_HCT1G14_1  
20020515  
20010302  
19980805  
Product specification  
Product specification  
Product specification  
-
-
-
74HC_HCT1G14_2  
74HC_HCT1G14_1  
-
74HC_HCT1G14_4  
© NXP B.V. 2007. All rights reserved.  
Product data sheet  
Rev. 04 — 17 July 2007  
12 of 14  
 
 
74HC1G14; 74HCT1G14  
NXP Semiconductors  
Inverting Schmitt trigger  
19. Legal information  
19.1 Data sheet status  
Document status[1][2]  
Product status[3]  
Development  
Definition  
Objective [short] data sheet  
This document contains data from the objective specification for product development.  
This document contains data from the preliminary specification.  
This document contains the product specification.  
Preliminary [short] data sheet Qualification  
Product [short] data sheet Production  
[1]  
[2]  
[3]  
Please consult the most recently issued document before initiating or completing a design.  
The term ‘short data sheet’ is explained in section “Definitions”.  
The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status  
information is available on the Internet at URL http://www.nxp.com.  
malfunction of a NXP Semiconductors product can reasonably be expected to  
19.2 Definitions  
result in personal injury, death or severe property or environmental damage.  
NXP Semiconductors accepts no liability for inclusion and/or use of NXP  
Semiconductors products in such equipment or applications and therefore  
such inclusion and/or use is at the customer’s own risk.  
Draft — The document is a draft version only. The content is still under  
internal review and subject to formal approval, which may result in  
modifications or additions. NXP Semiconductors does not give any  
representations or warranties as to the accuracy or completeness of  
information included herein and shall have no liability for the consequences of  
use of such information.  
Applications — Applications that are described herein for any of these  
products are for illustrative purposes only. NXP Semiconductors makes no  
representation or warranty that such applications will be suitable for the  
specified use without further testing or modification.  
Short data sheet — A short data sheet is an extract from a full data sheet  
with the same product type number(s) and title. A short data sheet is intended  
for quick reference only and should not be relied upon to contain detailed and  
full information. For detailed and full information see the relevant full data  
sheet, which is available on request via the local NXP Semiconductors sales  
office. In case of any inconsistency or conflict with the short data sheet, the  
full data sheet shall prevail.  
Limiting values — Stress above one or more limiting values (as defined in  
the Absolute Maximum Ratings System of IEC 60134) may cause permanent  
damage to the device. Limiting values are stress ratings only and operation of  
the device at these or any other conditions above those given in the  
Characteristics sections of this document is not implied. Exposure to limiting  
values for extended periods may affect device reliability.  
Terms and conditions of sale — NXP Semiconductors products are sold  
subject to the general terms and conditions of commercial sale, as published  
at http://www.nxp.com/profile/terms, including those pertaining to warranty,  
intellectual property rights infringement and limitation of liability, unless  
explicitly otherwise agreed to in writing by NXP Semiconductors. In case of  
any inconsistency or conflict between information in this document and such  
terms and conditions, the latter will prevail.  
19.3 Disclaimers  
General — Information in this document is believed to be accurate and  
reliable. However, NXP Semiconductors does not give any representations or  
warranties, expressed or implied, as to the accuracy or completeness of such  
information and shall have no liability for the consequences of use of such  
information.  
No offer to sell or license — Nothing in this document may be interpreted  
or construed as an offer to sell products that is open for acceptance or the  
grant, conveyance or implication of any license under any copyrights, patents  
or other industrial or intellectual property rights.  
Right to make changes — NXP Semiconductors reserves the right to make  
changes to information published in this document, including without  
limitation specifications and product descriptions, at any time and without  
notice. This document supersedes and replaces all information supplied prior  
to the publication hereof.  
19.4 Trademarks  
Notice: All referenced brands, product names, service names and trademarks  
are the property of their respective owners.  
Suitability for use — NXP Semiconductors products are not designed,  
authorized or warranted to be suitable for use in medical, military, aircraft,  
space or life support equipment, nor in applications where failure or  
20. Contact information  
For additional information, please visit: http://www.nxp.com  
For sales office addresses, send an email to: salesaddresses@nxp.com  
74HC_HCT1G14_4  
© NXP B.V. 2007. All rights reserved.  
Product data sheet  
Rev. 04 — 17 July 2007  
13 of 14  
 
 
 
 
 
 
74HC1G14; 74HCT1G14  
NXP Semiconductors  
Inverting Schmitt trigger  
21. Contents  
1
2
3
4
5
6
General description . . . . . . . . . . . . . . . . . . . . . . 1  
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1  
Applications . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1  
Ordering information. . . . . . . . . . . . . . . . . . . . . 1  
Marking . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2  
Functional diagram . . . . . . . . . . . . . . . . . . . . . . 2  
7
7.1  
7.2  
Pinning information. . . . . . . . . . . . . . . . . . . . . . 2  
Pinning . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2  
Pin description . . . . . . . . . . . . . . . . . . . . . . . . . 2  
8
Functional description . . . . . . . . . . . . . . . . . . . 3  
Limiting values. . . . . . . . . . . . . . . . . . . . . . . . . . 3  
Recommended operating conditions. . . . . . . . 3  
Static characteristics. . . . . . . . . . . . . . . . . . . . . 4  
Dynamic characteristics . . . . . . . . . . . . . . . . . . 5  
Waveforms . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6  
Transfer characteristics waveforms. . . . . . . . . 7  
Application information. . . . . . . . . . . . . . . . . . . 8  
Package outline . . . . . . . . . . . . . . . . . . . . . . . . 10  
Abbreviations. . . . . . . . . . . . . . . . . . . . . . . . . . 12  
Revision history. . . . . . . . . . . . . . . . . . . . . . . . 12  
9
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
Legal information. . . . . . . . . . . . . . . . . . . . . . . 13  
Data sheet status . . . . . . . . . . . . . . . . . . . . . . 13  
Definitions. . . . . . . . . . . . . . . . . . . . . . . . . . . . 13  
Disclaimers . . . . . . . . . . . . . . . . . . . . . . . . . . . 13  
Trademarks. . . . . . . . . . . . . . . . . . . . . . . . . . . 13  
19.1  
19.2  
19.3  
19.4  
20  
21  
Contact information. . . . . . . . . . . . . . . . . . . . . 13  
Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14  
Please be aware that important notices concerning this document and the product(s)  
described herein, have been included in section ‘Legal information’.  
© NXP B.V. 2007.  
All rights reserved.  
For more information, please visit: http://www.nxp.com  
For sales office addresses, please send an email to: salesaddresses@nxp.com  
Date of release: 17 July 2007  
Document identifier: 74HC_HCT1G14_4  
 

相关型号:

74HC1G14GW-G

IC HC/UH SERIES, 1-INPUT INVERT GATE, PDSO5, PLASTIC, SC-88A, 5 PIN, Gate
NXP

74HC1G14GW-Q100

HC/UH SERIES, 1-INPUT INVERT GATE, PDSO5, 1.25 MM, PLASTIC, MO-203, SC-88A, SOT353-1, TSSOP-5
NXP

74HC1G14GW-Q100

Inverting Schmitt triggerProduction
NEXPERIA

74HC1G14GW/T1

IC-SM-CMOS LOGIC
ETC

74HC1G32

2-input OR gate
NXP

74HC1G32GV

2-input OR gate
NXP

74HC1G32GV

2-input OR gateProduction
NEXPERIA

74HC1G32GV,125

74HC(T)1G32 - 2-input OR gate TSOP 5-Pin
NXP

74HC1G32GV-Q100

HC/UH SERIES, 2-INPUT OR GATE, PDSO5, PLASTIC, SOT-753, SC-74A, 5 PIN
NXP

74HC1G32GV-Q100

2-input OR gateProduction
NEXPERIA

74HC1G32GW

2-input OR gate
NXP

74HC1G32GW

OR Gate, CMOS, PDSO5
PHILIPS