74HC2G14GV-Q100,125 [NXP]
Inverter, HC/UH Series, 2-Func, 1-Input, CMOS, PDSO6;型号: | 74HC2G14GV-Q100,125 |
厂家: | NXP |
描述: | Inverter, HC/UH Series, 2-Func, 1-Input, CMOS, PDSO6 光电二极管 逻辑集成电路 |
文件: | 总21页 (文件大小:213K) |
中文: | 中文翻译 | 下载: | 下载PDF数据表文档文件 |
74HC2G14-Q100;
74HCT2G14-Q100
Dual inverting Schmitt trigger
Rev. 1 — 20 March 2014
Product data sheet
1. General description
The 74HC2G14-Q100; 74HCT2G14-Q100 is a dual inverter with Schmitt trigger inputs.
Inputs include clamp diodes. This enables the use of current limiting resistors to interface
inputs to voltages in excess of VCC. Schmitt trigger inputs transform slowly changing input
signals into sharply defined jitter-free output signals.
This product has been qualified to the Automotive Electronics Council (AEC) standard
Q100 (Grade 1) and is suitable for use in automotive applications.
2. Features and benefits
Automotive product qualification in accordance with AEC-Q100 (Grade 1)
Specified from 40 C to +85 C and from 40 C to +125 C
Wide supply voltage range from 2.0 V to 6.0 V
Complies with JEDEC standard no. 7A
Input levels:
For 74HC2G14-Q100: CMOS level
For 74HCT2G14-Q100: TTL level
High noise immunity
Low power dissipation
Balanced propagation delays
Unlimited input rise and fall times
ESD protection:
MIL-STD-883, method 3015 exceeds 2000 V
HBM JESD22-A114F exceeds 2000 V
MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0 )
Multiple package options
3. Applications
Wave and pulse shaper for highly noisy environments
Astable multivibrators
Monostable multivibrators
74HC2G14-Q100; 74HCT2G14-Q100
NXP Semiconductors
Dual inverting Schmitt trigger
4. Ordering information
Table 1.
Ordering information
Package
Temperature range Name
Type number
Description
Version
SOT363
SOT457
SOT363
SOT457
74HC2G14GW-Q100 40 C to +125 C
74HC2G14GV-Q100 40 C to +125 C
SC-88
SC-74
SC-88
SC-74
plastic surface-mounted package; 6 leads
plastic surface-mounted package (TSOP6); 6 leads
plastic surface-mounted package; 6 leads
plastic surface-mounted package (TSOP6); 6 leads
74HCT2G14GW-Q100 40 C to +125 C
74HCT2G14GV-Q100 40 C to +125 C
5. Marking
Table 2.
Marking codes
Type number
Marking code[1]
74HC2G14GW-Q100
74HC2G14GV-Q100
74HCT2G14GW-Q100
74HCT2G14GV-Q100
HK
H14
TK
T14
[1] The pin 1 indicator is located on the lower left corner of the device, below the marking code.
6. Functional diagram
ꢀ$
ꢂ$
ꢀ<
ꢂ<
ꢁ
ꢄ
ꢀ
ꢃ
ꢀ
ꢃ
ꢁ
ꢄ
ꢀ$
ꢂ$
ꢀ<
ꢂ<
PQEꢀꢁꢂ
PQEꢀꢁꢃ
PQEꢀꢁꢄ
Fig 1. Logic symbol
Fig 2. IEC logic symbol
Fig 3. Logic diagram
74HC_HCT2G14_Q100
All information provided in this document is subject to legal disclaimers.
© NXP Semiconductors N.V. 2014. All rights reserved.
Product data sheet
Rev. 1 — 20 March 2014
2 of 21
74HC2G14-Q100; 74HCT2G14-Q100
NXP Semiconductors
Dual inverting Schmitt trigger
7. Pinning information
7.1 Pinning
ꢀꢁ+&ꢂ*ꢃꢁꢄ4ꢃꢅꢅ
ꢀꢁ+&7ꢂ*ꢃꢁꢄ4ꢃꢅꢅ
ꢀ
ꢂ
ꢃ
ꢁ
ꢅ
ꢄ
ꢀ$
*1'
ꢂ$
ꢀ<
9
&&
ꢂ<
DDDꢅꢀꢆꢀꢄꢇꢈ
Fig 4. Pin configuration
7.2 Pin description
Table 3.
Symbol
1A
Pin description
Pin
1
Description
data input
GND
2A
2
ground (0 V)
data input
3
2Y
4
data output
supply voltage
data output
VCC
5
1Y
6
8. Functional description
Table 4.
Function table[1]
Input
nA
L
Output
nY
H
H
L
[1] H = HIGH voltage level;
L = LOW voltage level.
74HC_HCT2G14_Q100
All information provided in this document is subject to legal disclaimers.
© NXP Semiconductors N.V. 2014. All rights reserved.
Product data sheet
Rev. 1 — 20 March 2014
3 of 21
74HC2G14-Q100; 74HCT2G14-Q100
NXP Semiconductors
Dual inverting Schmitt trigger
9. Limiting values
Table 5.
Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).
Symbol Parameter
Conditions
Min
Max Unit
VCC
IIK
supply voltage
0.5 +7.0
V
[1]
[1]
[1]
[1]
[1]
input clamping current
output clamping current
output current
VI < 0.5 V or VI > VCC + 0.5 V
VO < 0.5 V or VO > VCC + 0.5 V
VO = 0.5 V to VCC + 0.5 V
-
20
20
25
+50
-
mA
mA
mA
mA
mA
IOK
IO
-
-
ICC
IGND
Tstg
Ptot
supply current
-
ground current
50
65
-
storage temperature
total power dissipation
+150 C
250 mW
[2]
[1] The minimum input and output voltage ratings may be exceeded if the input and output current ratings are observed.
[2] For SC-88 and SC-74 packages: above 87.5 C the value of Ptot derates linearly with 4.0 mW/K.
10. Recommended operating conditions
Table 6.
Symbol
Recommended operating conditions
Parameter
Conditions
Min
Typ
Max
Unit
74HC2G14-Q100
VCC
VI
supply voltage
2.0
0
5.0
6.0
V
input voltage
-
VCC
VCC
+125
V
VO
output voltage
0
-
V
Tamb
ambient temperature
40
+25
C
74HCT2G14-Q100
VCC
VI
supply voltage
4.5
0
5.0
5.5
V
input voltage
-
VCC
VCC
+125
V
VO
output voltage
0
-
V
Tamb
ambient temperature
40
+25
C
74HC_HCT2G14_Q100
All information provided in this document is subject to legal disclaimers.
© NXP Semiconductors N.V. 2014. All rights reserved.
Product data sheet
Rev. 1 — 20 March 2014
4 of 21
74HC2G14-Q100; 74HCT2G14-Q100
NXP Semiconductors
Dual inverting Schmitt trigger
11. Static characteristics
Table 7.
Static characteristics for 74HC2G14-Q100
At recommended operating conditions; voltages are referenced to GND (ground = 0 V).
Symbol Parameter
Conditions
Min
Typ
Max
Unit
Tamb = 25 C
VOH
HIGH-level output voltage VI = VT+ or VT
IO = 20 A; VCC = 2.0 V
1.9
2.0
-
-
-
-
-
V
V
V
V
V
IO = 20 A; VCC = 4.5 V
IO = 20 A; VCC = 6.0 V
IO = 4.0 mA; VCC = 4.5 V
IO = 5.2 mA; VCC = 6.0 V
4.4
4.5
5.9
6.0
4.18
5.68
4.32
5.81
VOL
LOW-level output voltage VI = VT+ or VT
IO = 20 A; VCC = 2.0 V
IO = 20 A; VCC = 4.5 V
-
-
-
-
-
-
-
-
0
0.1
0.1
0.1
0.26
0.26
0.1
1.0
-
V
0
V
IO = 20 A; VCC = 6.0 V
0
V
IO = 4.0 mA; VCC = 4.5 V
0.15
0.16
-
V
IO = 5.2 mA; VCC = 6.0 V
V
II
input leakage current
supply current
VI = GND or VCC; VCC = 6.0 V
VI = GND or VCC; IO = 0 A; VCC = 6.0 V
A
A
pF
ICC
CI
-
input capacitance
2.0
T
amb = 40 C to +85 C
VOH
HIGH-level output voltage VI = VT+ or VT
IO = 20 A; VCC = 2.0 V
1.9
-
-
-
-
-
-
-
-
-
-
V
V
V
V
V
IO = 20 A; VCC = 4.5 V
IO = 20 A; VCC = 6.0 V
IO = 4.0 mA; VCC = 4.5 V
IO = 5.2 mA; VCC = 6.0 V
4.4
5.9
4.13
5.63
VOL
LOW-level output voltage VI = VT+ or VT
IO = 20 A; VCC = 2.0 V
IO = 20 A; VCC = 4.5 V
-
-
-
-
-
-
-
-
-
-
-
-
-
-
0.1
V
0.1
V
IO = 20 A; VCC = 6.0 V
0.1
V
IO = 4.0 mA; VCC = 4.5 V
0.33
0.33
1.0
10.0
V
IO = 5.2 mA; VCC = 6.0 V
V
II
input leakage current
supply current
VI = GND or VCC; VCC = 6.0 V
VI = GND or VCC; IO = 0 A; VCC = 6.0 V
A
A
ICC
74HC_HCT2G14_Q100
All information provided in this document is subject to legal disclaimers.
© NXP Semiconductors N.V. 2014. All rights reserved.
Product data sheet
Rev. 1 — 20 March 2014
5 of 21
74HC2G14-Q100; 74HCT2G14-Q100
NXP Semiconductors
Dual inverting Schmitt trigger
Table 7.
Static characteristics for 74HC2G14-Q100 …continued
At recommended operating conditions; voltages are referenced to GND (ground = 0 V).
Symbol Parameter
Conditions
Min
Typ
Max
Unit
Tamb = 40 C to +125 C
VOH
HIGH-level output voltage VI = VT+ or VT
IO = 20 A; VCC = 2.0 V
1.9
4.4
5.9
3.7
5.2
-
-
-
-
-
-
-
-
-
-
V
V
V
V
V
IO = 20 A; VCC = 4.5 V
IO = 20 A; VCC = 6.0 V
IO = 4.0 mA; VCC = 4.5 V
IO = 5.2 mA; VCC = 6.0 V
VOL
LOW-level output voltage VI = VT+ or VT
IO = 20 A; VCC = 2.0 V
IO = 20 A; VCC = 4.5 V
-
-
-
-
-
-
-
-
-
-
-
-
-
-
0.1
V
0.1
V
IO = 20 A; VCC = 6.0 V
0.1
V
IO = 4.0 mA; VCC = 4.5 V
0.4
V
IO = 5.2 mA; VCC = 6.0 V
0.4
V
II
input leakage current
supply current
VI = GND or VCC; VCC = 6.0 V
VI = GND or VCC; IO = 0 A; VCC = 6.0 V
1.0
20.0
A
A
ICC
Table 8.
Static characteristics for 74HCT2G14-Q100
At recommended operating conditions; voltages are referenced to GND (ground = 0 V).
Symbol Parameter
Conditions
Min
Typ
Max
Unit
Tamb = 25 C
VOH
HIGH-level output
voltage
VI = VT+ or VT
IO = 20 A; VCC = 4.5 V
IO = 4.0 mA; VCC = 4.5 V
4.4
4.5
-
-
V
V
4.18
4.32
VOL
LOW-level output voltage VI = VT+ or VT
IO = 20 A; VCC = 4.5 V
-
-
-
-
-
-
0
0.1
0.26
0.1
1.0
300
-
V
IO = 4.0 mA; VCC = 4.5 V
0.15
V
II
input leakage current
supply current
VI = GND or VCC; VCC = 5.5 V
VI = GND or VCC; IO = 0 A; VCC = 5.5 V
-
A
A
A
pF
ICC
ICC
CI
-
additional supply current VI = VCC 2.1 V; VCC = 4.5 V to 5.5 V; IO = 0 A
-
input capacitance
2.0
74HC_HCT2G14_Q100
All information provided in this document is subject to legal disclaimers.
© NXP Semiconductors N.V. 2014. All rights reserved.
Product data sheet
Rev. 1 — 20 March 2014
6 of 21
74HC2G14-Q100; 74HCT2G14-Q100
NXP Semiconductors
Dual inverting Schmitt trigger
Table 8.
Static characteristics for 74HCT2G14-Q100 …continued
At recommended operating conditions; voltages are referenced to GND (ground = 0 V).
Symbol Parameter
Conditions
Min
Typ
Max
Unit
Tamb = 40 C to +85 C
VOH
HIGH-level output
voltage
VI = VT+ or VT
IO = 20 A; VCC = 4.5 V
IO = 4.0 mA; VCC = 4.5 V
4.4
-
-
-
-
V
V
4.13
VOL
LOW-level output voltage VI = VT+ or VT
IO = 20 A; VCC = 4.5 V
-
-
-
-
-
-
-
-
-
-
0.1
V
IO = 4.0 mA; VCC = 4.5 V
0.33
1.0
10.0
375
V
II
input leakage current
supply current
VI = GND or VCC; VCC = 5.5 V
VI = GND or VCC; IO = 0 A; VCC = 5.5 V
A
A
A
ICC
ICC
additional supply current VI = VCC 2.1 V; VCC = 4.5 V to 5.5 V; IO = 0 A
Tamb = 40 C to +125 C
VOH
HIGH-level output
voltage
VI = VT+ or VT
IO = 20 A; VCC = 4.5 V
IO = 4.0 mA; VCC = 4.5 V
4.4
3.7
-
-
-
-
V
V
VOL
LOW-level output voltage VI = VT+ or VT
IO = 20 A; VCC = 4.5 V
-
-
-
-
-
-
-
-
-
-
0.1
V
IO = 4.0 mA; VCC = 4.5 V
0.4
V
II
input leakage current
supply current
VI = GND or VCC; VCC = 5.5 V
VI = GND or VCC; IO = 0 A; VCC = 5.5 V
1.0
20.0
410
A
A
A
ICC
ICC
additional supply current VI = VCC 2.1 V; VCC = 4.5 V to 5.5 V; IO = 0 A
12. Dynamic characteristics
Table 9.
Dynamic characteristics
Voltages are referenced to GND (ground = 0 V); for test circuit see Figure 6.
Symbol
Parameter
Conditions
25 C
40 C to +125 C
Unit
Min
Typ Max
Min
Max
Max
(85 C) (125 C)
74HC2G14-Q100
[1]
[1]
[2]
tpd
propagation delay nA to nY; see Figure 5
VCC = 2.0 V; CL = 50 pF
-
-
-
53
16
13
125
25
-
-
-
155
31
190
38
ns
ns
ns
VCC = 4.5 V; CL = 50 pF
VCC = 6.0 V; CL = 50 pF
21
26
32
tt
transition time
nY; see Figure 5
VCC = 2.0 V; CL = 50 pF
VCC = 4.5 V; CL = 50 pF
VCC = 6.0 V; CL = 50 pF
-
-
-
-
20
7
75
15
13
-
-
-
-
-
95
19
16
-
110
22
19
-
ns
ns
ns
pF
5
CPD
power dissipation VI = GND to VCC
capacitance
10
74HC_HCT2G14_Q100
All information provided in this document is subject to legal disclaimers.
© NXP Semiconductors N.V. 2014. All rights reserved.
Product data sheet
Rev. 1 — 20 March 2014
7 of 21
74HC2G14-Q100; 74HCT2G14-Q100
NXP Semiconductors
Dual inverting Schmitt trigger
Table 9.
Dynamic characteristics …continued
Voltages are referenced to GND (ground = 0 V); for test circuit see Figure 6.
Symbol
Parameter
Conditions
25 C
40 C to +125 C
Unit
Min
Typ Max
Min
Max
Max
(85 C) (125 C)
74HCT2G14-Q100
[1]
[1]
[2]
tpd
propagation delay nA to nY; see Figure 5
VCC = 4.5 V; CL = 50 pF
-
21
32
-
40
48
ns
tt
transition time
nY; see Figure 5
VCC = 4.5 V; CL = 50 pF
-
-
6
15
-
-
-
19
-
22
-
ns
CPD
power dissipation VI = GND to VCC 1.5 V
10
pF
capacitance
[1] tpd is the same as tPLH and tPHL; tt is the same as tTLH and tTHL
.
[2] CPD is used to determine the dynamic power dissipation (PD in W).
PD = CPD VCC2 fi N + (CL VCC2 fo) where:
fi = input frequency in MHz;
fo = output frequency in MHz;
CL = output load capacitance in pF;
VCC = supply voltage in V;
N = number of inputs switching;
(CL VCC2 fo) = sum of the outputs.
13. Waveforms and test circuit
9
,
9
0
9
0
Q$ꢈLQSXW
*1'
W
W
3+/
3/+
9
2+
ꢆꢇꢈꢉ
9
9
Q<ꢈRXWSXW
0
0
ꢀꢇꢈꢉ
9
2/
W
W
7/+
7+/
PQDꢇꢂꢂ
Measurement points are given in Table 10.
VOL and VOH are typical voltage output levels that occur with the output load.
Fig 5. The data input (nA) to output (nY) propagation delays and output transition times
Table 10. Measurement points
Type
Input
VM
Output
VM
74HC2G14-Q100
74HCT2G14-Q100
0.5VCC
1.3 V
0.5VCC
1.3 V
74HC_HCT2G14_Q100
All information provided in this document is subject to legal disclaimers.
© NXP Semiconductors N.V. 2014. All rights reserved.
Product data sheet
Rev. 1 — 20 March 2014
8 of 21
74HC2G14-Q100; 74HCT2G14-Q100
NXP Semiconductors
Dual inverting Schmitt trigger
W
:
9
,
ꢆꢇꢈꢉ
QHJDWLYHꢈ
SXOVH
9
9
9
0
0
0
ꢀꢇꢈꢉ
ꢇꢈ9
W
W
U
I
W
W
U
I
9
,
ꢆꢇꢈꢉ
SRVLWLYHꢈ
SXOVH
9
0
ꢀꢇꢈꢉ
ꢇꢈ9
W
:
9
9
&&
&&
9
,
9
2
ꢈ
5
/
6ꢀ
*
RSHQ
'87
5
7
&
/
ꢀꢀꢆDDGꢉꢁꢃ
Test data is given in Table 11.
Definitions test circuit:
RT = Termination resistance should be equal to output impedance Zo of the pulse generator.
CL = Load capacitance including jig and probe capacitance.
RL = Load resistance.
S1 = Test selection switch.
Fig 6. Test circuit for measuring switching times
Table 11. Test data
Type
Input
Test
VI
tr, tf
6 ns
6 ns
tPHL, tPLH
open
74HC2G14-Q100
74HCT2G14-Q100
GND to VCC
GND to 3.0 V
open
74HC_HCT2G14_Q100
All information provided in this document is subject to legal disclaimers.
© NXP Semiconductors N.V. 2014. All rights reserved.
Product data sheet
Rev. 1 — 20 March 2014
9 of 21
74HC2G14-Q100; 74HCT2G14-Q100
NXP Semiconductors
Dual inverting Schmitt trigger
14. Transfer characteristics
Table 12. Transfer characteristics
Voltages are referenced to GND (ground = 0 V); for test circuit see Figure 6.
Symbol Parameter
Conditions
25 C
40 C to +125 C
Unit
Min
Typ Max
Min
Max
Max
(85 C) (125 C)
74HC2G14-Q100
VT+
VT
VH
positive-going
threshold voltage
see Figure 7 and Figure 8
VCC = 2.0 V
1.00 1.18 1.50 1.00
2.30 2.60 3.15 2.30
3.00 3.46 4.20 3.00
1.50
3.15
4.20
1.50
3.15
4.20
V
V
V
VCC = 4.5 V
VCC = 6.0 V
negative-going
threshold voltage
see Figure 7 and Figure 8
VCC = 2.0 V
0.30 0.60 0.90 0.30
1.13 1.47 2.00 1.13
1.50 2.06 2.60 1.50
0.90
2.00
2.60
0.90
2.00
2.60
V
V
V
VCC = 4.5 V
VCC = 6.0 V
hysteresis voltage (VT+ VT); see Figure 7, Figure 8
and Figure 9
VCC = 2.0 V
VCC = 4.5 V
VCC = 6.0 V
0.30 0.60 1.00 0.30
0.60 1.13 1.40 0.60
0.80 1.40 1.70 0.80
1.00
1.40
1.70
1.00
1.40
1.70
V
V
V
74HCT2G14-Q100
VT+
VT
VH
positive-going
threshold voltage
see Figure 7 and Figure 8
VCC = 4.5 V
1.20 1.58 1.90 1.20
1.40 1.78 2.10 1.40
1.90
2.10
1.90
2.10
V
V
VCC = 5.5 V
negative-going
threshold voltage
see Figure 7 and Figure 8
VCC = 4.5 V
0.50 0.87 1.20 0.50
0.60 1.11 1.40 0.60
1.20
1.40
1.20
1.40
V
V
VCC = 5.5 V
hysteresis voltage (VT+ VT); see Figure 7, Figure 8
and Figure 10
VCC = 4.5 V
VCC = 5.5 V
0.40 0.71
0.40 0.67
-
-
0.40
0.40
-
-
-
-
V
V
74HC_HCT2G14_Q100
All information provided in this document is subject to legal disclaimers.
© NXP Semiconductors N.V. 2014. All rights reserved.
Product data sheet
Rev. 1 — 20 March 2014
10 of 21
74HC2G14-Q100; 74HCT2G14-Q100
NXP Semiconductors
Dual inverting Schmitt trigger
15. Waveforms transfer characteristics
9
2
9
7ꢊ
9
,
9
+
9
7ꢋ
9
,
9
9
2
+
9
9
7ꢊ
7ꢋ
PQDꢂꢀꢇ
PQDꢂꢀꢁ
Fig 7. Transfer characteristic
Fig 8. Definition of VT+, VT and VH
74HC_HCT2G14_Q100
All information provided in this document is subject to legal disclaimers.
© NXP Semiconductors N.V. 2014. All rights reserved.
Product data sheet
Rev. 1 — 20 March 2014
11 of 21
74HC2G14-Q100; 74HCT2G14-Q100
NXP Semiconductors
Dual inverting Schmitt trigger
PQDꢀꢂꢉ
PQDꢀꢂꢁ
ꢀꢌꢇ
ꢀꢇꢇ
,
&&
ꢈ
ꢍP$ꢎ
,
&&
ꢈ
ꢍ$ꢎ
ꢇꢌꢏ
ꢇꢌꢁ
ꢇꢌꢄ
ꢇꢌꢂ
ꢇ
ꢅꢇ
ꢇ
ꢇ
ꢂꢌꢅ
ꢅꢌꢇ
ꢇ
ꢀꢌꢇ
ꢂꢌꢇ
9 ꢈꢍ9ꢎ
,
9 ꢍ9ꢎ
,ꢈ
a. VCC = 2.0 V
b. VCC = 4.5 V
PQDꢀꢃꢀ
ꢀꢌꢁ
,
&&
ꢈ
ꢍP$ꢎ
ꢇꢌꢏ
ꢇ
ꢇ
ꢃꢌꢇ
ꢁꢌꢇ
9 ꢍ9ꢎ
,ꢈ
c. VCC = 6.0 V
Fig 9. Typical 74HC2G14-Q100 transfer characteristics
74HC_HCT2G14_Q100
All information provided in this document is subject to legal disclaimers.
© NXP Semiconductors N.V. 2014. All rights reserved.
Product data sheet
Rev. 1 — 20 March 2014
12 of 21
74HC2G14-Q100; 74HCT2G14-Q100
NXP Semiconductors
Dual inverting Schmitt trigger
PQDꢀꢃꢆ
PQDꢀꢃꢂ
ꢂꢌꢇ
ꢃꢌꢇ
,
&&
ꢈ
,
&&
ꢈ
ꢍP$ꢎ
ꢍP$ꢎ
ꢂꢌꢇ
ꢀꢌꢇ
ꢀꢌꢇ
ꢇ
ꢇ
ꢇ
ꢂꢌꢅ
ꢅꢌꢇ
ꢇ
ꢃꢌꢇ
ꢁꢌꢇ
9 ꢍ9ꢎ
,ꢈ
9 ꢈꢍ9ꢎ
,
a. VCC = 4.5 V
b. VCC = 5.5 V
Fig 10. Typical 74HCT2G14-Q100 transfer characteristics
16. Application information
The slow input rise and fall times cause additional power dissipation, this can be
calculated using the following formula:
Padd = fi (tr ICC(AV) + tf ICC(AV)) VCC where:
Padd = additional power dissipation (W);
fi = input frequency (MHz);
tr = input rise time (ns); 10 % to 90 %;
tf = input fall time (ns); 90 % to 10 %;
ICC(AV) = average additional supply current (A).
ICC(AV) differs with positive or negative input transitions, as shown in Figure 11 and
Figure 12.
An example of a relaxation circuit using the 74HC2G14-Q100; 74HCT2G14-Q100 is
shown in Figure 13.
74HC_HCT2G14_Q100
All information provided in this document is subject to legal disclaimers.
© NXP Semiconductors N.V. 2014. All rights reserved.
Product data sheet
Rev. 1 — 20 March 2014
13 of 21
74HC2G14-Q100; 74HCT2G14-Q100
NXP Semiconductors
Dual inverting Schmitt trigger
PQDꢀꢃꢈ
ꢂꢇꢇ
ǻ,
&&ꢍ$9ꢎꢈ
ꢍ$ꢎ
ꢀꢅꢇ
ꢀꢇꢇ
ꢅꢇ
SRVLWLYHꢋJRLQJꢈ
HGJH
QHJDWLYHꢋJRLQJꢈ
HGJH
ꢇ
ꢇ
ꢂꢌꢇ
ꢄꢌꢇ
ꢁꢌꢇ
9
ꢈꢍ9ꢎ
&&
Fig 11. ICC(AV) as a function of VCC for 74HC2G14-Q100; linear change of VI between 0.1VCC to 0.9VCC
PQDꢀꢊꢁ
ꢂꢇꢇ
ǻ,
&&ꢍ$9ꢎ
ꢍ$ꢎ
ꢈ
ꢀꢅꢇ
ꢀꢇꢇ
ꢅꢇ
SRVLWLYHꢋJRLQJꢈ
HGJH
QHJDWLYHꢋJRLQJꢈ
HGJH
ꢇ
ꢇ
ꢂ
ꢄ
ꢁ
9
ꢈꢍ9ꢎ
&&
Fig 12. ICC(AV) as a function of VCC for 74HCT2G14-Q100; linear change of VI between 0.1VCC to 0.9VCC
74HC_HCT2G14_Q100
All information provided in this document is subject to legal disclaimers.
© NXP Semiconductors N.V. 2014. All rights reserved.
Product data sheet
Rev. 1 — 20 March 2014
14 of 21
74HC2G14-Q100; 74HCT2G14-Q100
NXP Semiconductors
Dual inverting Schmitt trigger
5
&
PQDꢀꢃꢊꢋ
ꢋ
1
T
1
-- ---------------------
For 74HC2G14-Q100: f =
0.8 RC
1
T
1
-- ------------------------
For 74HCT2G14-Q100: f =
0.67 RC
For K-factor, see Figure 14
Fig 13. Relaxation oscillator
DDDꢅꢀꢀꢄꢈꢀꢉ
DDDꢅꢀꢀꢄꢈꢆꢀ
ꢂꢌꢇ
.
ꢀꢌꢂ
ꢀꢌꢇ
ꢇꢌꢏ
ꢇꢌꢁ
ꢇꢌꢄ
ꢇꢌꢂ
ꢇ
.
ꢀꢌꢅ
ꢀꢌꢇ
ꢇꢌꢅ
ꢇ
ꢂ
ꢃ
ꢄ
ꢅ
ꢁ
ꢄꢌꢅ
ꢅꢌꢇ
ꢅꢌꢅ
9
ꢈꢍ9ꢎ
&&
9
ꢈꢍ9ꢎ
&&
a. K-factor for 74HC2G14-Q100
Fig 14. Typical K-factor for relaxation oscillator
b. K-factor for 74HCT2G14-Q100
74HC_HCT2G14_Q100
All information provided in this document is subject to legal disclaimers.
© NXP Semiconductors N.V. 2014. All rights reserved.
Product data sheet
Rev. 1 — 20 March 2014
15 of 21
74HC2G14-Q100; 74HCT2G14-Q100
NXP Semiconductors
Dual inverting Schmitt trigger
17. Package outline
3ODVWLFꢆVXUIDFHꢄPRXQWHGꢆSDFNDJHꢊꢆꢉꢆOHDGV
627ꢇꢉꢇ
'
%
(
$
;
\
+
Y
0
$
(
ꢉ
ꢈ
ꢁ
4
SLQꢈꢀꢈ
LQGH[
$
$
ꢀ
ꢃ
ꢂ
ꢇ
F
H
ꢀ
E
/
Z
0 %
S
S
H
GHWDLOꢈ;
ꢇ
ꢀ
ꢂꢈPP
VFDOH
',0(16,216ꢆꢋPPꢆDUHꢆWKHꢆRULJLQDOꢆGLPHQVLRQVꢌ
$
PD[
ꢃꢆ
81,7
$
E
S
F
'
H
H
+
/
4
Y
Z
\
(
S
ꢃ
(
ꢇꢌꢃꢇꢈ
ꢇꢌꢂꢇ
ꢀꢌꢀꢈ
ꢇꢌꢏ
ꢇꢌꢂꢅꢈ
ꢇꢌꢀꢇ
ꢂꢌꢂꢈ
ꢀꢌꢏ
ꢀꢌꢃꢅꢈ
ꢀꢌꢀꢅ
ꢂꢌꢂꢈ
ꢂꢌꢇ
ꢇꢌꢄꢅꢈ ꢇꢌꢂꢅꢈ
ꢇꢌꢀꢅ ꢇꢌꢀꢅ
PP
ꢇꢌꢀ
ꢀꢌꢃ
ꢇꢌꢁꢅ
ꢇꢌꢂ
ꢇꢌꢂ
ꢇꢌꢀ
ꢆ5()(5(1&(6
ꢆ-('(& ꢆ-(,7$
6&ꢋꢏꢏ
(8523($1ꢆ
352-(&7,21
287/,1(ꢆ
9(56,21
,668(ꢆ'$7(
ꢆ,(&
ꢇꢄꢋꢀꢀꢋꢇꢏꢈ
ꢇꢁꢋꢇꢃꢋꢀꢁ
ꢈ627ꢃꢁꢃ
ꢈ
Fig 15. Package outline SOT363 (SC-88)
74HC_HCT2G14_Q100
All information provided in this document is subject to legal disclaimers.
© NXP Semiconductors N.V. 2014. All rights reserved.
Product data sheet
Rev. 1 — 20 March 2014
16 of 21
74HC2G14-Q100; 74HCT2G14-Q100
NXP Semiconductors
Dual inverting Schmitt trigger
3ODVWLFꢆVXUIDFHꢄPRXQWHGꢆSDFNDJHꢆꢋ7623ꢉꢌꢊꢆꢉꢆOHDGV
627ꢁꢈꢀ
'
%
(
$
;
\
+
Y
0
$
(
ꢉ
ꢈ
ꢁ
4
SLQꢈꢀꢈ
LQGH[
$
$
ꢀ
F
ꢃ
ꢂ
ꢇ
/
S
H
E
S
Z
0 %
GHWDLOꢈ;
ꢇ
ꢀ
ꢂꢈPP
VFDOH
',0(16,216ꢆꢋPPꢆDUHꢆWKHꢆRULJLQDOꢆGLPHQVLRQVꢌ
81,7
$
$
ꢃ
E
F
'
H
+
/
4
Y
Z
\
(
S
S
(
ꢇꢌꢀꢈ
ꢇꢌꢇꢀꢃ
ꢇꢌꢄꢇꢈ
ꢇꢌꢂꢅ
ꢀꢌꢀꢈ
ꢇꢌꢆ
ꢇꢌꢂꢁꢈ
ꢇꢌꢀꢇ
ꢃꢌꢀꢈ
ꢂꢌꢐ
ꢀꢌꢐꢈ
ꢀꢌꢃ
ꢃꢌꢇꢈ
ꢂꢌꢅ
ꢇꢌꢁꢈ
ꢇꢌꢂ
ꢇꢌꢃꢃꢈ
ꢇꢌꢂꢃ
PP
ꢇꢌꢆꢅ
ꢇꢌꢂ
ꢇꢌꢂ
ꢇꢌꢀ
ꢆ5()(5(1&(6
ꢆ-('(& ꢆ-(,7$
6&ꢋꢐꢄ
(8523($1ꢆ
352-(&7,21
287/,1(ꢆ
9(56,21
,668(ꢆ'$7(
ꢆ,(&
ꢇꢅꢋꢀꢀꢋꢇꢐꢈ
ꢇꢁꢋꢇꢃꢋꢀꢁ
ꢈ627ꢄꢅꢐ
ꢈ
Fig 16. Package outline SOT457 (SC-74)
74HC_HCT2G14_Q100
All information provided in this document is subject to legal disclaimers.
© NXP Semiconductors N.V. 2014. All rights reserved.
Product data sheet
Rev. 1 — 20 March 2014
17 of 21
74HC2G14-Q100; 74HCT2G14-Q100
NXP Semiconductors
Dual inverting Schmitt trigger
18. Abbreviations
Table 13. Abbreviations
Acronym
CMOS
DUT
Description
Complementary Metal-Oxide Semiconductor
Device Under Test
ElectroStatic Discharge
Human Body Model
Military
ESD
HBM
MIL
MM
Machine Model
TTL
Transistor-Transistor Logic
19. Revision history
Table 14. Revision history
Document ID
Release date
Data sheet status
Change notice
Supersedes
74HC_HCT2G14_Q100 v.1 20140320
Product data sheet
-
-
74HC_HCT2G14_Q100
All information provided in this document is subject to legal disclaimers.
© NXP Semiconductors N.V. 2014. All rights reserved.
Product data sheet
Rev. 1 — 20 March 2014
18 of 21
74HC2G14-Q100; 74HCT2G14-Q100
NXP Semiconductors
Dual inverting Schmitt trigger
20. Legal information
20.1 Data sheet status
Document status[1][2]
Product status[3]
Development
Definition
Objective [short] data sheet
This document contains data from the objective specification for product development.
This document contains data from the preliminary specification.
This document contains the product specification.
Preliminary [short] data sheet Qualification
Product [short] data sheet Production
[1]
[2]
[3]
Please consult the most recently issued document before initiating or completing a design.
The term ‘short data sheet’ is explained in section “Definitions”.
The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status
information is available on the Internet at URL http://www.nxp.com.
Suitability for use in automotive applications — This NXP
20.2 Definitions
Semiconductors product has been qualified for use in automotive
applications. Unless otherwise agreed in writing, the product is not designed,
authorized or warranted to be suitable for use in life support, life-critical or
safety-critical systems or equipment, nor in applications where failure or
malfunction of an NXP Semiconductors product can reasonably be expected
to result in personal injury, death or severe property or environmental
damage. NXP Semiconductors and its suppliers accept no liability for
inclusion and/or use of NXP Semiconductors products in such equipment or
applications and therefore such inclusion and/or use is at the customer's own
risk.
Draft — The document is a draft version only. The content is still under
internal review and subject to formal approval, which may result in
modifications or additions. NXP Semiconductors does not give any
representations or warranties as to the accuracy or completeness of
information included herein and shall have no liability for the consequences of
use of such information.
Short data sheet — A short data sheet is an extract from a full data sheet
with the same product type number(s) and title. A short data sheet is intended
for quick reference only and should not be relied upon to contain detailed and
full information. For detailed and full information see the relevant full data
sheet, which is available on request via the local NXP Semiconductors sales
office. In case of any inconsistency or conflict with the short data sheet, the
full data sheet shall prevail.
Applications — Applications that are described herein for any of these
products are for illustrative purposes only. NXP Semiconductors makes no
representation or warranty that such applications will be suitable for the
specified use without further testing or modification.
Customers are responsible for the design and operation of their applications
and products using NXP Semiconductors products, and NXP Semiconductors
accepts no liability for any assistance with applications or customer product
design. It is customer’s sole responsibility to determine whether the NXP
Semiconductors product is suitable and fit for the customer’s applications and
products planned, as well as for the planned application and use of
customer’s third party customer(s). Customers should provide appropriate
design and operating safeguards to minimize the risks associated with their
applications and products.
Product specification — The information and data provided in a Product
data sheet shall define the specification of the product as agreed between
NXP Semiconductors and its customer, unless NXP Semiconductors and
customer have explicitly agreed otherwise in writing. In no event however,
shall an agreement be valid in which the NXP Semiconductors product is
deemed to offer functions and qualities beyond those described in the
Product data sheet.
NXP Semiconductors does not accept any liability related to any default,
damage, costs or problem which is based on any weakness or default in the
customer’s applications or products, or the application or use by customer’s
third party customer(s). Customer is responsible for doing all necessary
testing for the customer’s applications and products using NXP
Semiconductors products in order to avoid a default of the applications and
the products or of the application or use by customer’s third party
customer(s). NXP does not accept any liability in this respect.
20.3 Disclaimers
Limited warranty and liability — Information in this document is believed to
be accurate and reliable. However, NXP Semiconductors does not give any
representations or warranties, expressed or implied, as to the accuracy or
completeness of such information and shall have no liability for the
consequences of use of such information. NXP Semiconductors takes no
responsibility for the content in this document if provided by an information
source outside of NXP Semiconductors.
Limiting values — Stress above one or more limiting values (as defined in
the Absolute Maximum Ratings System of IEC 60134) will cause permanent
damage to the device. Limiting values are stress ratings only and (proper)
operation of the device at these or any other conditions above those given in
the Recommended operating conditions section (if present) or the
Characteristics sections of this document is not warranted. Constant or
repeated exposure to limiting values will permanently and irreversibly affect
the quality and reliability of the device.
In no event shall NXP Semiconductors be liable for any indirect, incidental,
punitive, special or consequential damages (including - without limitation - lost
profits, lost savings, business interruption, costs related to the removal or
replacement of any products or rework charges) whether or not such
damages are based on tort (including negligence), warranty, breach of
contract or any other legal theory.
Notwithstanding any damages that customer might incur for any reason
whatsoever, NXP Semiconductors’ aggregate and cumulative liability towards
customer for the products described herein shall be limited in accordance
with the Terms and conditions of commercial sale of NXP Semiconductors.
Terms and conditions of commercial sale — NXP Semiconductors
products are sold subject to the general terms and conditions of commercial
sale, as published at http://www.nxp.com/profile/terms, unless otherwise
agreed in a valid written individual agreement. In case an individual
agreement is concluded only the terms and conditions of the respective
agreement shall apply. NXP Semiconductors hereby expressly objects to
applying the customer’s general terms and conditions with regard to the
purchase of NXP Semiconductors products by customer.
Right to make changes — NXP Semiconductors reserves the right to make
changes to information published in this document, including without
limitation specifications and product descriptions, at any time and without
notice. This document supersedes and replaces all information supplied prior
to the publication hereof.
74HC_HCT2G14_Q100
All information provided in this document is subject to legal disclaimers.
© NXP Semiconductors N.V. 2014. All rights reserved.
Product data sheet
Rev. 1 — 20 March 2014
19 of 21
74HC2G14-Q100; 74HCT2G14-Q100
NXP Semiconductors
Dual inverting Schmitt trigger
No offer to sell or license — Nothing in this document may be interpreted or
construed as an offer to sell products that is open for acceptance or the grant,
conveyance or implication of any license under any copyrights, patents or
other industrial or intellectual property rights.
Translations — A non-English (translated) version of a document is for
reference only. The English version shall prevail in case of any discrepancy
between the translated and English versions.
Export control — This document as well as the item(s) described herein
may be subject to export control regulations. Export might require a prior
authorization from competent authorities.
20.4 Trademarks
Notice: All referenced brands, product names, service names and trademarks
are the property of their respective owners.
21. Contact information
For more information, please visit: http://www.nxp.com
For sales office addresses, please send an email to: salesaddresses@nxp.com
74HC_HCT2G14_Q100
All information provided in this document is subject to legal disclaimers.
© NXP Semiconductors N.V. 2014. All rights reserved.
Product data sheet
Rev. 1 — 20 March 2014
20 of 21
74HC2G14-Q100; 74HCT2G14-Q100
NXP Semiconductors
Dual inverting Schmitt trigger
22. Contents
1
2
3
4
5
6
General description. . . . . . . . . . . . . . . . . . . . . . 1
Features and benefits . . . . . . . . . . . . . . . . . . . . 1
Applications . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
Ordering information. . . . . . . . . . . . . . . . . . . . . 2
Marking. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2
Functional diagram . . . . . . . . . . . . . . . . . . . . . . 2
7
7.1
7.2
Pinning information. . . . . . . . . . . . . . . . . . . . . . 3
Pinning . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3
Pin description . . . . . . . . . . . . . . . . . . . . . . . . . 3
8
Functional description . . . . . . . . . . . . . . . . . . . 3
Limiting values. . . . . . . . . . . . . . . . . . . . . . . . . . 4
Recommended operating conditions. . . . . . . . 4
Static characteristics. . . . . . . . . . . . . . . . . . . . . 5
Dynamic characteristics . . . . . . . . . . . . . . . . . . 7
Waveforms and test circuit. . . . . . . . . . . . . . . . 8
Transfer characteristics . . . . . . . . . . . . . . . . . 10
Waveforms transfer characteristics. . . . . . . . 11
Application information. . . . . . . . . . . . . . . . . . 13
Package outline . . . . . . . . . . . . . . . . . . . . . . . . 16
Abbreviations. . . . . . . . . . . . . . . . . . . . . . . . . . 18
Revision history. . . . . . . . . . . . . . . . . . . . . . . . 18
9
10
11
12
13
14
15
16
17
18
19
20
Legal information. . . . . . . . . . . . . . . . . . . . . . . 19
Data sheet status . . . . . . . . . . . . . . . . . . . . . . 19
Definitions. . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
Disclaimers. . . . . . . . . . . . . . . . . . . . . . . . . . . 19
Trademarks. . . . . . . . . . . . . . . . . . . . . . . . . . . 20
20.1
20.2
20.3
20.4
21
22
Contact information. . . . . . . . . . . . . . . . . . . . . 20
Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
Please be aware that important notices concerning this document and the product(s)
described herein, have been included in section ‘Legal information’.
© NXP Semiconductors N.V. 2014.
All rights reserved.
For more information, please visit: http://www.nxp.com
For sales office addresses, please send an email to: salesaddresses@nxp.com
Date of release: 20 March 2014
Document identifier: 74HC_HCT2G14_Q100
相关型号:
74HC2G14GW-G
IC HC/UH SERIES, DUAL 1-INPUT INVERT GATE, PDSO6, PLASTIC, SOT-363, SC-88, 6 PIN, Gate
NXP
©2020 ICPDF网 联系我们和版权申明