74HC4015NB
更新时间:2024-09-18 23:41:08
品牌:NXP
描述:HC/UH SERIES, 4-BIT RIGHT SERIAL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT, PDIP16, PLASTIC, DIP-16
74HC4015NB 概述
HC/UH SERIES, 4-BIT RIGHT SERIAL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT, PDIP16, PLASTIC, DIP-16
74HC4015NB 数据手册
通过下载74HC4015NB数据手册来全面了解它。这个PDF文档包含了所有必要的细节,如产品概述、功能特性、引脚定义、引脚排列图等信息。
PDF下载INTEGRATED CIRCUITS
DATA SHEET
For a complete data sheet, please also download:
• The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications
• The IC06 74HC/HCT/HCU/HCMOS Logic Package Information
• The IC06 74HC/HCT/HCU/HCMOS Logic Package Outlines
74HC/HCT4015
Dual 4-bit serial-in/parallel-out shift
register
December 1990
Product specification
File under Integrated Circuits, IC06
Philips Semiconductors
Product specification
Dual 4-bit serial-in/parallel-out shift
register
74HC/HCT4015
The 74HC/HCT4015 are dual edge-triggered 4-bit static
shift registers (serial-to-parallel converters). Each shift
register has a serial data input (1D and 2D), a clock input
(1CP and 2CP), four fully buffered parallel outputs (1Q0 to
1Q3 and 2Q0 to 2Q3) and an overriding asynchronous
master reset (1MR and 2MR). Information present on nD
is shifted to the first register position, and all data in the
register is shifted one position to the right on the
LOW-to-HIGH transition of nCP.
FEATURES
• Output capability: standard
• ICC category: MSI
GENERAL DESCRIPTION
The 74HC/HCT4015 are high-speed Si-gate CMOS
devices and are pin compatible with the “4015” of the
“4000B” series. They are specified in compliance with
JEDEC standard no. 7A.
A HIGH on nMR clears the register and forces nQ0 to nQ3
to LOW, independent of nCP and nD.
QUICK REFERENCE DATA
GND = 0 V; Tamb = 25 °C; tr = tf = 6 ns
TYPICAL
SYMBOL
PARAMETER
CONDITIONS
UNIT
ns
HC
HCT
tPHL/ tPLH
fmax
propagation delay nCP to nQn
maximum clock frequency
CL = 15 pF; VCC = 5 V 16
18
74
110
MHz
pF
CI
input capacitance
3.5
35
3.5
40
CPD
power dissipation capacitance per register notes 1 and 2
pF
Notes
1. CPD is used to determine the dynamic power dissipation (PD in µW):
PD = CPD × VCC2 × fi + ∑ (CL × VCC2 × fo) where:
fi = input frequency in MHz
fo = output frequency in MHz
∑ (CL × VCC2 × fo) = sum of outputs
CL = output load capacitance in pF
VCC = supply voltage in V
2. For HC the condition is VI = GND to VCC
For HCT the condition is VI = GND to VCC − 1.5 V
ORDERING INFORMATION
See “74HC/HCT/HCU/HCMOS Logic Package Information”.
December 1990
2
Philips Semiconductors
Product specification
Dual 4-bit serial-in/parallel-out shift register
74HC/HCT4015
PIN DESCRIPTION
PIN NO.
5, 4, 3, 10
6, 14
SYMBOL
1Q0 to 1Q3
1MR, 2MR
1D, 2D
NAME AND FUNCTION
flip-flop outputs
asynchronous master reset inputs (active HIGH)
serial data inputs
7, 15
8
GND
ground (0 V)
9, 1
1CP, 2CP
2Q0 to 2Q3
VCC
clock inputs (LOW-to-HIGH, edge-triggered)
flip-flop outputs
13, 12, 11, 2
16
positive supply voltage
Fig.1 Pin configuration.
Fig.2 Logic symbol.
Fig.3 IEC logic symbol.
December 1990
3
Philips Semiconductors
Product specification
Dual 4-bit serial-in/parallel-out shift register
74HC/HCT4015
Fig.5 Logic diagram (one 4-bit
serial-in/parallel-out shift register).
Fig.4 Functional diagram.
FUNCTION TABLE
INPUTS
OUTPUTS
n
nCP nD nMR nQ0 nQ1 nQ2 nQ3
1
2
3
4
↑
D1
D2
D3
D4
L
L
L
L
D1
D2
D3
D4
X
X
X
D1
D2
X
X
X
D1
↑
↑
↑
D1
D2
D3
↓
X
X
L
no change
L
X
H
L
L
L
Notes
1. H = HIGH voltage level
L = LOW voltage level
X = don’t care
↑ = LOW-to-HIGH clock transition
↓ = HIGH-to-LOW clock transition
n = number of clock pulse transitions
Dn = either HIGH or LOW
APPLICATIONS
• Serial-to-parallel converter
• Buffer stores
• General purpose register
December 1990
4
Philips Semiconductors
Product specification
Dual 4-bit serial-in/parallel-out shift register
74HC/HCT4015
DC CHARACTERISTICS FOR 74HC
For the DC characteristics see “74HC/HCT/HCU/HCMOS Logic Family Specifications”.
Output capability: standard
ICC category: MSI
AC CHARACTERISTICS FOR 74HC
GND = 0 V; tr = tf = 6 ns; CL = 50 pF
Tamb (°C)
TEST CONDITIONS
74HC
SYMBOL
PARAMETER
UNIT
WAVEFORMS
VCC
(V)
+25
−40 to +85
−40 to +125
min. typ. max. min. max. min. max.
tPHL/ tPLH propagation delay
nCP to nQn
52
19
15
175
35
30
220
44
37
265
53
45
ns
ns
ns
ns
ns
ns
ns
ns
2.0
4.5
6.0
Fig.6
Fig.7
Fig.6
Fig.6
Fig.7
Fig.7
Fig.8
Fig.8
Fig.6
tPHL
propagation delay
nMR to nQn
44
16
13
175
35
30
220
44
37
265
53
45
2.0
4.5
6.0
tTHL/ tTLH output transition time
19
7
6
75
15
13
95
19
16
110
22
19
2.0
4.5
6.0
tW
tW
trem
tsu
th
clock pulse width
HIGH or LOW
80
16
14
17
6
5
100
20
17
120
24
20
2.0
4.5
6.0
master reset pulse
width HIGH
80
16
14
17
6
5
100
20
17
120
24
20
2.0
4.5
6.0
removal time
nMR to nCP
60
12
10
17
6
5
75
15
13
90
18
15
2.0
4.5
6.0
set-up time
nD to nCP
60
12
10
8
3
2
75
15
13
90
18
15
2.0
4.5
6.0
hold time
5
5
5
0
0
0
5
5
5
5
5
5
2.0
4.5
6.0
nD to nCP
fmax
maximum clock pulse
frequency
6.0
30
35
33
100
119
4.8
24
28
4.0
20
24
MHz 2.0
4.5
6.0
December 1990
5
Philips Semiconductors
Product specification
Dual 4-bit serial-in/parallel-out shift register
74HC/HCT4015
DC CHARACTERISTICS FOR 74HCT
For the DC characteristics see “74HC/HCT/HCU/HCMOS Logic Family Specifications”.
Output capability: standard
ICC category: MSI
Note to HCT types
The value of additional quiescent supply current (∆ICC) for a unit load of 1 is given in the family specifications.
To determine ∆ICC per input, multiply this value by the unit load coefficient shown in the table below.
INPUT
UNIT LOAD COEFFICIENT
nD
nMR
nCP
0.30
1.50
1.50
AC CHARACTERISTICS FOR 74HCT
GND = 0 V; tr = tf = 6 ns; CL = 50 pF
Tamb (°C)
TEST CONDITIONS
74HCT
SYMBOL
PARAMETER
UNIT
WAVEFORMS
VCC
+25
−40 to +85
−40
to +125
(V)
min. typ. max. min. max. min. max.
tPHL/ tPLH propagation delay
nCP to nQn
21
18
7
35
35
15
44
44
19
53
53
22
ns
ns
ns
ns
ns
ns
ns
ns
4.5
4.5
4.5
4.5
4.5
4.5
4.5
4.5
Fig.6
Fig.7
Fig.6
Fig.6
Fig.7
Fig.7
Fig.8
Fig.8
Fig.6
tPHL
propagation delay
nMR to nQn
t
THL/ tTLH output transition time
tW
tW
trem
tsu
th
clock pulse width
HIGH or LOW
16
7
20
20
25
15
5
24
24
30
18
5
master reset pulse width 16
HIGH
5
removal time
nMR to nCP
20
12
5
10
4
set-up time
nD to nCP
hold time
−2
67
nD to nCP
fmax
maximum clock pulse
frequency
30
24
20
MHz 4.5
December 1990
6
Philips Semiconductors
Product specification
Dual 4-bit serial-in/parallel-out shift register
74HC/HCT4015
AC WAVEFORMS
(1) HC : VM = 50%; VI = GND to VCC
.
HCT: VM = 1.3 V; VI = GND to 3 V.
Fig.6 Waveforms showing the clock (nCP) to output (nQn) propagation delays, the clock pulse width, the output
transition times and the maximum clock frequency.
(1) HC : VM = 50%; VI = GND to VCC
.
HCT: VM = 1.3 V; VI = GND to 3 V.
Fig.7 Waveforms showing the master reset (nMR) pulse width, the master reset to output (nQn) propagation
delay and the master reset to clock (nCP) removal time.
The shaded areas indicate when the input is permitted to
change for predictable output performance.
(1) HC : VM = 50%; VI = GND to VCC
.
HCT: VM = 1.3 V; VI = GND to 3 V.
Fig.8 Waveforms showing the data set-up and hold times for nD inputs.
December 1990
7
Philips Semiconductors
Product specification
Dual 4-bit serial-in/parallel-out shift register
74HC/HCT4015
PACKAGE OUTLINES
See “74HC/HCT/HCU/HCMOS Logic Package Outlines”.
December 1990
8
74HC4015NB 相关器件
型号 | 制造商 | 描述 | 价格 | 文档 |
74HC4015PW | NXP | IC HC/UH SERIES, 4-BIT RIGHT SERIAL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT, PDSO16, PLASTIC, TSSOP1-16, Shift Register | 获取价格 | |
74HC4016 | NXP | Quad bilateral switches | 获取价格 | |
74HC4016D | NXP | Quad bilateral switches | 获取价格 | |
74HC4016D,652 | NXP | 74HC(T)4016 - Quad bilateral switches SOIC 14-Pin | 获取价格 | |
74HC4016D,653 | NXP | 74HC(T)4016 - Quad bilateral switches SOIC 14-Pin | 获取价格 | |
74HC4016D-T | PHILIPS | SPST, 4 Func, CMOS, PDSO14, | 获取价格 | |
74HC4016DB | NXP | Quad bilateral switches | 获取价格 | |
74HC4016DB-T | NXP | IC QUAD 1-CHANNEL, SGL POLE SGL THROW SWITCH, PDSO14, Multiplexer or Switch | 获取价格 | |
74HC4016J | NSC | Quad Analog Switch | 获取价格 | |
74HC4016J | ONSEMI | Quad Analog Switch/ Multiplexer/Demultiplexer | 获取价格 |
74HC4015NB 相关文章
- 2024-09-20
- 5
- 2024-09-20
- 8
- 2024-09-20
- 8
- 2024-09-20
- 6