74HC4050PW-Q100J [NXP]

74HC4050-Q100 - Hex non-inverting HIGH-to-LOW level shifter TSSOP 16-Pin;
74HC4050PW-Q100J
型号: 74HC4050PW-Q100J
厂家: NXP    NXP
描述:

74HC4050-Q100 - Hex non-inverting HIGH-to-LOW level shifter TSSOP 16-Pin

文件: 总13页 (文件大小:126K)
中文:  中文翻译
下载:  下载PDF数据表文档文件
74HC4050-Q100  
Hex non-inverting HIGH-to-LOW level shifter  
Rev. 1 — 30 January 2013  
Product data sheet  
1. General description  
The 74HC4050-Q100 is a hex buffer with over-voltage tolerant inputs. Inputs are  
overvoltage tolerant to 15 V which enables the device to be used in HIGH-to-LOW level  
shifting applications.  
This product has been qualified to the Automotive Electronics Council (AEC) standard  
Q100 (Grade 1) and is suitable for use in automotive applications.  
2. Features and benefits  
Automotive product qualification in accordance with AEC-Q100 (Grade 1)  
Specified from 40 C to +85 C and from 40 C to +125 C  
Low-power dissipation  
Complies with JEDEC standard no. 7A  
ESD protection:  
MIL-STD-883, method 3015 exceeds 2000 V  
HBM JESD22-A114F exceeds 2000 V  
MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0 )  
Multiple package options  
3. Ordering information  
Table 1.  
Ordering information  
Type number  
Package  
Temperature range Name  
Description  
Version  
74HC4050D-Q100  
40 C to +125 C  
SO16  
plastic small outline package; 16 leads; body width  
3.9 mm  
SOT109-1  
74HC4050PW-Q100 40 C to +125 C  
TSSOP16 plastic thin shrink small outline package; 16 leads;  
body width 4.4 mm  
SOT403-1  
 
 
 
74HC4050-Q100  
NXP Semiconductors  
Hex non-inverting HIGH-to-LOW level shifter  
4. Functional diagram  
ꢂꢀꢃꢂꢄ  
ꢂꢀꢃꢂꢄ  
ꢂꢀꢃꢂꢄ  
ꢂꢀꢃꢂꢄ  
ꢂꢀꢃꢂꢄ  
1A  
2A  
3A  
4A  
5A  
6A  
1Y  
2Y  
3Y  
4Y  
5Y  
6Y  
3
5
2
4
7
6
ꢀꢇ  
ꢀꢄ  
ꢀꢅ  
9
10  
12  
15  
ꢀꢀ  
ꢀꢁ  
11  
14  
ꢂꢀꢃꢂꢄ  
ꢄꢋ  
ꢀꢀꢀꢁꢂꢂꢃꢄꢅꢆ  
ꢀꢌ  
001aae605  
ꢀꢀꢀꢁꢂꢂꢃꢄꢅꢅ  
Fig 1. Logic symbol  
Fig 2. IEC logic symbol  
Fig 3. Logic diagram (one level  
shifter)  
5. Pinning information  
5.1 Pinning  
ꢀꢁꢂꢃꢁꢄꢅꢄꢆꢇꢈꢄꢄ  
ꢀꢉ  
ꢎꢏꢐꢏ  
ꢍꢍ  
ꢀꢋ  
ꢀꢁꢂꢃꢁꢄꢅꢄꢆꢇꢈꢄꢄ  
ꢀꢅ  
ꢀꢁ  
ꢀꢊ  
ꢀꢄ  
ꢀꢀ  
ꢀꢇ  
ꢉꢋ  
ꢉꢌ  
ꢎꢏꢐꢏ  
ꢅꢋ  
ꢅꢌ  
ꢁꢋ  
ꢁꢌ  
ꢀꢌ  
ꢄꢋ  
ꢄꢌ  
ꢊꢋ  
ꢊꢌ  
ꢀꢉ  
ꢀꢅ  
ꢀꢁ  
ꢀꢊ  
ꢀꢄ  
ꢀꢀ  
ꢀꢇ  
ꢎꢏꢐꢏ  
ꢉꢋ  
ꢉꢌ  
ꢎꢏꢐꢏ  
ꢅꢋ  
ꢅꢌ  
ꢁꢋ  
ꢁꢌ  
ꢍꢍ  
ꢀꢋ  
ꢀꢌ  
ꢄꢋ  
ꢄꢌ  
ꢊꢋ  
ꢊꢌ  
ꢑꢒꢓ  
ꢑꢒꢓ  
ꢀꢀꢀꢁꢂꢂꢃꢄꢅꢇ  
ꢀꢀꢀꢁꢂꢂꢃꢄꢅꢈ  
Fig 4. Pin configuration SO16  
Fig 5. Pin configuration TSSOP16  
74HC4050_Q100  
All information provided in this document is subject to legal disclaimers.  
© NXP B.V. 2013. All rights reserved.  
Product data sheet  
Rev. 1 — 30 January 2013  
2 of 13  
 
 
 
74HC4050-Q100  
NXP Semiconductors  
Hex non-inverting HIGH-to-LOW level shifter  
5.2 Pin description  
Table 2.  
Symbol  
VCC  
Pin description  
Pin  
Description  
supply voltage  
output  
1
1Y to 6Y  
1A to 6A  
GND  
2, 4, 6, 10, 12, 15  
3, 5, 7, 9, 11, 14  
input  
8
ground (0 V)  
not connected  
n.c.  
13, 16  
6. Functional description  
Table 3.  
Function table [1]  
Input  
nA  
L
Output  
nY  
L
H
H
[1] H = HIGH voltage level; L = LOW voltage level; X = don’t care; Z = high-impedance OFF-state.  
7. Limiting values  
Table 4.  
Limiting values  
In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).  
Symbol  
VCC  
VIK  
Parameter  
Conditions  
Min  
Max  
+7  
Unit  
V
supply voltage  
0.5  
input clamping voltage  
input clamping current  
output clamping current  
output current  
0.5  
+16  
-
V
IIK  
VI < 0.5 V  
20  
mA  
mA  
mA  
mA  
mA  
C  
IOK  
VO < 0.5 V or VO > VCC + 0.5 V  
VO = 0.5 V to (VCC + 0.5 V)  
-
20  
25  
+50  
50  
+150  
500  
IO  
-
ICC  
supply current  
-
IGND  
Tstg  
Ptot  
ground current  
-
storage temperature  
total power dissipation  
65  
[1]  
-
mW  
[1] For SO16 packages: Ptot derates linearly with 8 mW/K above 70 C.  
For TSSOP16 packages: Ptot derates linearly with 5.5 mW/K above 60 C.  
74HC4050_Q100  
All information provided in this document is subject to legal disclaimers.  
© NXP B.V. 2013. All rights reserved.  
Product data sheet  
Rev. 1 — 30 January 2013  
3 of 13  
 
 
 
 
 
74HC4050-Q100  
NXP Semiconductors  
Hex non-inverting HIGH-to-LOW level shifter  
100 Ω  
input  
to logic  
circuit  
polysilicon  
resistor  
D1  
GND  
001aan375  
Fig 6. Input protection for the 74HC4050-Q100  
8. Recommended operating conditions  
Table 5.  
Recommended operating conditions  
Voltages are referenced to GND (ground = 0 V)  
Symbol  
VCC  
Parameter  
Conditions  
Min  
Typ  
Max  
6.0  
15  
Unit  
V
supply voltage  
2.0  
5.0  
VI  
input voltage  
0
-
V
VO  
output voltage  
0
-
VCC  
+125  
625  
139  
83  
V
Tamb  
t/V  
ambient temperature  
input transition rise and fall rate  
40  
+25  
C  
VCC = 2.0 V; VI = 2.0 V  
VCC = 4.5 V; VI = 4.5 V  
VCC = 6.0 V; VI = 6.0 V  
-
-
-
-
ns/V  
ns/V  
ns/V  
ns/V  
ns/V  
1.67  
-
-
-
VCC = 6.0 V; VI = 10.0 V -  
VCC = 6.0 V; VI = 15.0 V -  
81  
83  
9. Static characteristics  
Table 6.  
Static characteristics  
At recommended operating conditions; voltages are referenced to GND (ground = 0 V).  
Symbol Parameter  
Conditions  
Tamb = 25 C  
Min Typ Max  
Tamb = 40 C to Tamb = 40 C to Unit  
+85 C +125 C  
Min  
Max  
-
Min  
Max  
-
VIH  
HIGH-level  
VCC = 2.0 V  
1.5  
1.3  
2.4  
3.1  
0.7  
-
-
1.5  
1.5  
V
V
V
V
V
V
input voltage  
VCC = 4.5 V  
3.15  
3.15  
-
3.15  
-
VCC = 6.0 V  
4.2  
-
4.2  
-
4.2  
-
VIL  
LOW-level  
VCC = 2.0 V  
-
-
-
0.5  
-
-
-
0.5  
1.35  
1.8  
-
-
-
0.5  
1.35  
1.8  
input voltage  
VCC = 4.5 V  
1.8 1.35  
VCC = 6.0 V  
2.3  
1.8  
VOH  
HIGH-level  
VI = VIH or VIL  
output voltage  
IO = 20 A; VCC = 2.0 V  
IO = 20 A; VCC = 4.5 V  
IO = 20 A; VCC = 6.0 V  
1.9  
4.4  
5.9  
2.0  
4.5  
6.0  
-
-
-
-
-
-
1.9  
4.4  
-
-
-
-
-
1.9  
4.4  
5.9  
3.7  
5.2  
-
-
-
-
-
V
V
V
V
V
5.9  
IO = 4.0 mA; VCC = 4.5 V 3.98  
IO = 5.2 mA; VCC = 6.0 V 5.48  
3.84  
5.34  
-
74HC4050_Q100  
All information provided in this document is subject to legal disclaimers.  
© NXP B.V. 2013. All rights reserved.  
Product data sheet  
Rev. 1 — 30 January 2013  
4 of 13  
 
 
74HC4050-Q100  
NXP Semiconductors  
Hex non-inverting HIGH-to-LOW level shifter  
Table 6.  
Static characteristics …continued  
At recommended operating conditions; voltages are referenced to GND (ground = 0 V).  
Symbol Parameter  
Conditions  
Tamb = 25 C  
Min Typ Max  
Tamb = 40 C to Tamb = 40 C to Unit  
+85 C +125 C  
Min  
Max  
Min  
Max  
VOL  
LOW-level  
VI = VIH or VIL  
output voltage  
IO = 20 A; VCC = 2.0 V  
IO = 20 A; VCC = 4.5 V  
IO = 20 A; VCC = 6.0 V  
IO = 4.0 mA; VCC = 4.5 V  
IO = 5.2 mA; VCC = 6.0 V  
VI = VCC or GND;  
-
-
-
-
-
-
-
-
-
-
-
-
0.1  
0.1  
-
-
-
-
-
-
0.1  
0.1  
-
-
-
-
-
-
0.1  
0.1  
0.1  
0.4  
V
V
0.1  
0.1  
V
0.26  
0.26  
0.1  
0.33  
0.33  
1.0  
V
0.4  
V
II  
input leakage  
current  
1.0  
A  
VCC = 6.0 V  
VI = 15 V; VCC = 2.0 V to  
6.0 V  
-
-
-
-
-
0.5  
2.0  
-
-
-
-
5.0  
20  
-
-
-
-
5.0  
40  
-
A  
A  
pF  
ICC  
CI  
supply current VI = 15 V or GND; IO = 0 A;  
VCC = 6.0 V  
input  
3.5  
capacitance  
10. Dynamic characteristics  
Table 7.  
Dynamic characteristics  
Voltages are referenced to GND (ground = 0 V); CL = 50 pF unless otherwise specified; for test circuit see Figure 8.  
Symbol Parameter Conditions  
Tamb = 25 C  
Min  
Tamb = 40 C  
to +85 C  
Tamb = 40 C  
to +125 C  
Unit  
Typ Max Min  
Max  
Min  
Max  
[1]  
tpd  
propagation nA to nY; see Figure 7  
delay  
VCC = 2.0 V  
VCC = 4.5 V  
-
-
-
-
25  
9
85  
17  
-
-
-
-
-
105  
21  
-
-
-
-
-
130  
26  
-
ns  
ns  
ns  
ns  
VCC = 5 V; CL = 15 pF  
VCC = 6.0 V  
7
7
14  
18  
22  
[2]  
tt  
transition  
time  
Yn; see Figure 7  
VCC = 2.0 V  
-
-
-
19  
7
75  
15  
13  
-
-
-
95  
19  
16  
-
-
-
110  
22  
ns  
ns  
ns  
VCC = 4.5 V  
VCC = 6.0 V  
6
19  
74HC4050_Q100  
All information provided in this document is subject to legal disclaimers.  
© NXP B.V. 2013. All rights reserved.  
Product data sheet  
Rev. 1 — 30 January 2013  
5 of 13  
 
74HC4050-Q100  
NXP Semiconductors  
Hex non-inverting HIGH-to-LOW level shifter  
Table 7.  
Dynamic characteristics …continued  
Voltages are referenced to GND (ground = 0 V); CL = 50 pF unless otherwise specified; for test circuit see Figure 8.  
Symbol Parameter Conditions  
Tamb = 25 C  
Min  
Tamb = 40 C  
to +85 C  
Tamb = 40 C  
to +125 C  
Unit  
Typ Max Min  
Max  
Min  
Max  
[3]  
CPD  
power  
dissipation  
capacitance  
CL = 50 pF; f = 1 MHz;  
VI = GND to VCC  
-
14  
-
-
-
-
-
pF  
[1] tpd is the same as tPLH and tPHL  
[2] tt is the same as tTHL and tTLH  
[3] PD is used to determine the dynamic power dissipation (PD in W).  
.
.
C
PD = CPD VCC2 fi N + (CL VCC2 fo) where:  
fi = input frequency in MHz;  
fo = output frequency in MHz;  
CL = output load capacitance in pF;  
VCC = supply voltage in V;  
N = number of inputs switching;  
(CL VCC2 fo) = sum of outputs.  
11. Waveforms  
"
ꢎꢌꢚ!ꢎ ꢝꢕ  
ꢑꢒꢓ  
ꢖꢘꢗ  
ꢖꢗꢘ  
#ꢘ  
ꢆꢇꢚꢛ  
ꢎꢋꢚꢜꢝꢕ ꢝꢕ  
ꢀꢇꢚꢛ  
#ꢗ  
$ꢗꢘ  
$ꢘꢗ  
ꢀꢀꢀꢁꢂꢂꢃꢄꢅꢃ  
Measurement points are given in Table 8.  
VOL and VOH are typical voltage output levels that occur with the output load.  
Fig 7. The input (nA) to output (nY) propagation delays  
Table 8.  
Type  
Measurement points  
Input  
VM  
Output  
VM  
0.5VCC  
74HC4050-Q100  
0.5VCC  
74HC4050_Q100  
All information provided in this document is subject to legal disclaimers.  
© NXP B.V. 2013. All rights reserved.  
Product data sheet  
Rev. 1 — 30 January 2013  
6 of 13  
 
 
 
74HC4050-Q100  
NXP Semiconductors  
Hex non-inverting HIGH-to-LOW level shifter  
t
W
V
I
90 %  
negative  
pulse  
V
V
V
V
M
M
10 %  
GND  
t
t
r
f
t
t
f
r
V
I
90 %  
positive  
pulse  
M
M
10 %  
GND  
t
W
V
CC  
V
V
O
I
G
DUT  
R
T
C
L
001aah768  
Test data is given in Table 9.  
Definitions test circuit:  
RT = Termination resistance should be equal to output impedance Zo of the pulse generator.  
CL = Load capacitance including jig and probe capacitance.  
RL = Load resistance.  
S1 = Test selection switch.  
Fig 8. Test circuit for measuring switching times  
Table 9.  
Type  
Test data  
Input  
VI  
Load  
Test  
tr, tf  
CL  
74HC4050-Q100  
VCC  
6.0 ns  
15 pF, 50 pF  
tPLH, tPHL  
74HC4050_Q100  
All information provided in this document is subject to legal disclaimers.  
© NXP B.V. 2013. All rights reserved.  
Product data sheet  
Rev. 1 — 30 January 2013  
7 of 13  
 
74HC4050-Q100  
NXP Semiconductors  
Hex non-inverting HIGH-to-LOW level shifter  
12. Package outline  
SO16: plastic small outline package; 16 leads; body width 3.9 mm  
SOT109-1  
D
E
A
X
v
c
y
H
M
A
E
Z
16  
9
Q
A
2
A
(A )  
3
A
1
pin 1 index  
θ
L
p
L
1
8
e
w
M
detail X  
b
p
0
2.5  
scale  
5 mm  
DIMENSIONS (inch dimensions are derived from the original mm dimensions)  
A
(1)  
(1)  
(1)  
UNIT  
A
A
A
b
c
D
E
e
H
L
L
p
Q
v
w
y
Z
θ
1
2
3
p
E
max.  
0.25  
0.10  
1.45  
1.25  
0.49  
0.36  
0.25  
0.19  
10.0  
9.8  
4.0  
3.8  
6.2  
5.8  
1.0  
0.4  
0.7  
0.6  
0.7  
0.3  
mm  
1.27  
0.05  
1.05  
0.041  
1.75  
0.25  
0.01  
0.25  
0.01  
0.25  
0.1  
8o  
0o  
0.010 0.057  
0.004 0.049  
0.019 0.0100 0.39  
0.014 0.0075 0.38  
0.16  
0.15  
0.244  
0.228  
0.039 0.028  
0.016 0.020  
0.028  
0.012  
inches  
0.069  
0.01 0.004  
Note  
1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.  
REFERENCES  
OUTLINE  
EUROPEAN  
PROJECTION  
ISSUE DATE  
VERSION  
IEC  
JEDEC  
JEITA  
99-12-27  
03-02-19  
SOT109-1  
076E07  
MS-012  
Fig 9. Package outline SOT109-1 (SO16)  
74HC4050_Q100  
All information provided in this document is subject to legal disclaimers.  
© NXP B.V. 2013. All rights reserved.  
Product data sheet  
Rev. 1 — 30 January 2013  
8 of 13  
 
74HC4050-Q100  
NXP Semiconductors  
Hex non-inverting HIGH-to-LOW level shifter  
TSSOP16: plastic thin shrink small outline package; 16 leads; body width 4.4 mm  
SOT403-1  
D
E
A
X
c
y
H
v
M
A
E
Z
9
16  
Q
(A )  
3
A
2
A
A
1
pin 1 index  
θ
L
p
L
1
8
detail X  
w
M
b
p
e
0
2.5  
5 mm  
scale  
DIMENSIONS (mm are the original dimensions)  
A
(1)  
(2)  
(1)  
UNIT  
A
A
A
b
c
D
E
e
H
L
L
Q
v
w
y
Z
θ
1
2
3
p
E
p
max.  
8o  
0o  
0.15  
0.05  
0.95  
0.80  
0.30  
0.19  
0.2  
0.1  
5.1  
4.9  
4.5  
4.3  
6.6  
6.2  
0.75  
0.50  
0.4  
0.3  
0.40  
0.06  
mm  
1.1  
0.65  
0.25  
1
0.2  
0.13  
0.1  
Notes  
1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.  
2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.  
REFERENCES  
OUTLINE  
EUROPEAN  
PROJECTION  
ISSUE DATE  
VERSION  
IEC  
JEDEC  
JEITA  
99-12-27  
03-02-18  
SOT403-1  
MO-153  
Fig 10. Package outline SOT403-1 (TSSOP16)  
74HC4050_Q100  
All information provided in this document is subject to legal disclaimers.  
© NXP B.V. 2013. All rights reserved.  
Product data sheet  
Rev. 1 — 30 January 2013  
9 of 13  
74HC4050-Q100  
NXP Semiconductors  
Hex non-inverting HIGH-to-LOW level shifter  
13. Abbreviations  
Table 10. Abbreviations  
Acronym  
CMOS  
DUT  
Description  
Complementary Metal Oxide Semiconductor  
Device Under Test  
ElectroStatic Discharge  
Human Body Model  
Military  
ESD  
HBM  
MIL  
MM  
Machine Model  
14. Revision history  
Table 11. Revision history  
Document ID  
Release date Data sheet status  
20130130 Product data sheet  
Change notice  
Supersedes  
74HC4050_Q100 v.1  
-
-
74HC4050_Q100  
All information provided in this document is subject to legal disclaimers.  
© NXP B.V. 2013. All rights reserved.  
Product data sheet  
Rev. 1 — 30 January 2013  
10 of 13  
 
 
74HC4050-Q100  
NXP Semiconductors  
Hex non-inverting HIGH-to-LOW level shifter  
15. Legal information  
15.1 Data sheet status  
Document status[1][2]  
Product status[3]  
Development  
Definition  
Objective [short] data sheet  
This document contains data from the objective specification for product development.  
This document contains data from the preliminary specification.  
This document contains the product specification.  
Preliminary [short] data sheet Qualification  
Product [short] data sheet Production  
[1]  
[2]  
[3]  
Please consult the most recently issued document before initiating or completing a design.  
The term ‘short data sheet’ is explained in section “Definitions”.  
The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status  
information is available on the Internet at URL http://www.nxp.com.  
Suitability for use in automotive applications — This NXP  
15.2 Definitions  
Semiconductors product has been qualified for use in automotive  
applications. Unless otherwise agreed in writing, the product is not designed,  
authorized or warranted to be suitable for use in life support, life-critical or  
safety-critical systems or equipment, nor in applications where failure or  
malfunction of an NXP Semiconductors product can reasonably be expected  
to result in personal injury, death or severe property or environmental  
damage. NXP Semiconductors and its suppliers accept no liability for  
inclusion and/or use of NXP Semiconductors products in such equipment or  
applications and therefore such inclusion and/or use is at the customer's own  
risk.  
Draft — The document is a draft version only. The content is still under  
internal review and subject to formal approval, which may result in  
modifications or additions. NXP Semiconductors does not give any  
representations or warranties as to the accuracy or completeness of  
information included herein and shall have no liability for the consequences of  
use of such information.  
Short data sheet — A short data sheet is an extract from a full data sheet  
with the same product type number(s) and title. A short data sheet is intended  
for quick reference only and should not be relied upon to contain detailed and  
full information. For detailed and full information see the relevant full data  
sheet, which is available on request via the local NXP Semiconductors sales  
office. In case of any inconsistency or conflict with the short data sheet, the  
full data sheet shall prevail.  
Applications — Applications that are described herein for any of these  
products are for illustrative purposes only. NXP Semiconductors makes no  
representation or warranty that such applications will be suitable for the  
specified use without further testing or modification.  
Customers are responsible for the design and operation of their applications  
and products using NXP Semiconductors products, and NXP Semiconductors  
accepts no liability for any assistance with applications or customer product  
design. It is customer’s sole responsibility to determine whether the NXP  
Semiconductors product is suitable and fit for the customer’s applications and  
products planned, as well as for the planned application and use of  
customer’s third party customer(s). Customers should provide appropriate  
design and operating safeguards to minimize the risks associated with their  
applications and products.  
Product specification — The information and data provided in a Product  
data sheet shall define the specification of the product as agreed between  
NXP Semiconductors and its customer, unless NXP Semiconductors and  
customer have explicitly agreed otherwise in writing. In no event however,  
shall an agreement be valid in which the NXP Semiconductors product is  
deemed to offer functions and qualities beyond those described in the  
Product data sheet.  
NXP Semiconductors does not accept any liability related to any default,  
damage, costs or problem which is based on any weakness or default in the  
customer’s applications or products, or the application or use by customer’s  
third party customer(s). Customer is responsible for doing all necessary  
testing for the customer’s applications and products using NXP  
Semiconductors products in order to avoid a default of the applications and  
the products or of the application or use by customer’s third party  
customer(s). NXP does not accept any liability in this respect.  
15.3 Disclaimers  
Limited warranty and liability — Information in this document is believed to  
be accurate and reliable. However, NXP Semiconductors does not give any  
representations or warranties, expressed or implied, as to the accuracy or  
completeness of such information and shall have no liability for the  
consequences of use of such information. NXP Semiconductors takes no  
responsibility for the content in this document if provided by an information  
source outside of NXP Semiconductors.  
Limiting values — Stress above one or more limiting values (as defined in  
the Absolute Maximum Ratings System of IEC 60134) will cause permanent  
damage to the device. Limiting values are stress ratings only and (proper)  
operation of the device at these or any other conditions above those given in  
the Recommended operating conditions section (if present) or the  
Characteristics sections of this document is not warranted. Constant or  
repeated exposure to limiting values will permanently and irreversibly affect  
the quality and reliability of the device.  
In no event shall NXP Semiconductors be liable for any indirect, incidental,  
punitive, special or consequential damages (including - without limitation - lost  
profits, lost savings, business interruption, costs related to the removal or  
replacement of any products or rework charges) whether or not such  
damages are based on tort (including negligence), warranty, breach of  
contract or any other legal theory.  
Notwithstanding any damages that customer might incur for any reason  
whatsoever, NXP Semiconductors’ aggregate and cumulative liability towards  
customer for the products described herein shall be limited in accordance  
with the Terms and conditions of commercial sale of NXP Semiconductors.  
Terms and conditions of commercial sale — NXP Semiconductors  
products are sold subject to the general terms and conditions of commercial  
sale, as published at http://www.nxp.com/profile/terms, unless otherwise  
agreed in a valid written individual agreement. In case an individual  
agreement is concluded only the terms and conditions of the respective  
agreement shall apply. NXP Semiconductors hereby expressly objects to  
applying the customer’s general terms and conditions with regard to the  
purchase of NXP Semiconductors products by customer.  
Right to make changes — NXP Semiconductors reserves the right to make  
changes to information published in this document, including without  
limitation specifications and product descriptions, at any time and without  
notice. This document supersedes and replaces all information supplied prior  
to the publication hereof.  
74HC4050_Q100  
All information provided in this document is subject to legal disclaimers.  
© NXP B.V. 2013. All rights reserved.  
Product data sheet  
Rev. 1 — 30 January 2013  
11 of 13  
 
 
 
 
74HC4050-Q100  
NXP Semiconductors  
Hex non-inverting HIGH-to-LOW level shifter  
No offer to sell or license — Nothing in this document may be interpreted or  
construed as an offer to sell products that is open for acceptance or the grant,  
conveyance or implication of any license under any copyrights, patents or  
other industrial or intellectual property rights.  
Translations — A non-English (translated) version of a document is for  
reference only. The English version shall prevail in case of any discrepancy  
between the translated and English versions.  
Export control — This document as well as the item(s) described herein  
may be subject to export control regulations. Export might require a prior  
authorization from competent authorities.  
15.4 Trademarks  
Notice: All referenced brands, product names, service names and trademarks  
are the property of their respective owners.  
16. Contact information  
For more information, please visit: http://www.nxp.com  
For sales office addresses, please send an email to: salesaddresses@nxp.com  
74HC4050_Q100  
All information provided in this document is subject to legal disclaimers.  
© NXP B.V. 2013. All rights reserved.  
Product data sheet  
Rev. 1 — 30 January 2013  
12 of 13  
 
 
74HC4050-Q100  
NXP Semiconductors  
Hex non-inverting HIGH-to-LOW level shifter  
17. Contents  
1
2
3
4
General description. . . . . . . . . . . . . . . . . . . . . . 1  
Features and benefits . . . . . . . . . . . . . . . . . . . . 1  
Ordering information. . . . . . . . . . . . . . . . . . . . . 1  
Functional diagram . . . . . . . . . . . . . . . . . . . . . . 2  
5
5.1  
5.2  
Pinning information. . . . . . . . . . . . . . . . . . . . . . 2  
Pinning . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2  
Pin description . . . . . . . . . . . . . . . . . . . . . . . . . 3  
6
Functional description . . . . . . . . . . . . . . . . . . . 3  
Limiting values. . . . . . . . . . . . . . . . . . . . . . . . . . 3  
Recommended operating conditions. . . . . . . . 4  
Static characteristics. . . . . . . . . . . . . . . . . . . . . 4  
Dynamic characteristics . . . . . . . . . . . . . . . . . . 5  
Waveforms . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6  
Package outline . . . . . . . . . . . . . . . . . . . . . . . . . 8  
Abbreviations. . . . . . . . . . . . . . . . . . . . . . . . . . 10  
Revision history. . . . . . . . . . . . . . . . . . . . . . . . 10  
7
8
9
10  
11  
12  
13  
14  
15  
Legal information. . . . . . . . . . . . . . . . . . . . . . . 11  
Data sheet status . . . . . . . . . . . . . . . . . . . . . . 11  
Definitions. . . . . . . . . . . . . . . . . . . . . . . . . . . . 11  
Disclaimers. . . . . . . . . . . . . . . . . . . . . . . . . . . 11  
Trademarks. . . . . . . . . . . . . . . . . . . . . . . . . . . 12  
15.1  
15.2  
15.3  
15.4  
16  
17  
Contact information. . . . . . . . . . . . . . . . . . . . . 12  
Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13  
Please be aware that important notices concerning this document and the product(s)  
described herein, have been included in section ‘Legal information’.  
© NXP B.V. 2013.  
All rights reserved.  
For more information, please visit: http://www.nxp.com  
For sales office addresses, please send an email to: salesaddresses@nxp.com  
Date of release: 30 January 2013  
Document identifier: 74HC4050_Q100  
 

相关型号:

74HC4050U

IC HC/UH SERIES, HEX 1-INPUT NON-INVERT GATE, UUC, CHIP ON WAFER, Gate
NXP

74HC4051

High Speed CMOS Logic Analog Multiplexers/Demultiplexers
TI

74HC4051

8-channel analog multiplexer/demultiplexer
NXP

74HC4051-Q100

8-channel analog multiplexer/demultiplexer
NEXPERIA

74HC4051BQ

8-channel analog multiplexer/demultiplexer
NXP

74HC4051BQ

8-channel analog multiplexer/demultiplexerProduction
NEXPERIA

74HC4051BQ,115

74HC4051; 74HCT4051 - 8-channel analog multiplexer/demultiplexer QFN 16-Pin
NXP

74HC4051BQ-Q100

8-channel analog multiplexer/demultiplexer
NEXPERIA

74HC4051BQ-Q100,11

74HC(T)4051-Q100 - 8-channel analog multiplexer/demultiplexer QFN 16-Pin
NXP

74HC4051BZ

8-channel analog multiplexer/demultiplexerProduction
NEXPERIA

74HC4051D

8-channel analog multiplexer/demultiplexer
NXP

74HC4051D

8-channel analog multiplexer/demultiplexerProduction
NEXPERIA