74HC86N [NXP]

Quad 2-input EXCLUSIVE-OR gate; 四2输入异或门
74HC86N
型号: 74HC86N
厂家: NXP    NXP
描述:

Quad 2-input EXCLUSIVE-OR gate
四2输入异或门

栅极 触发器 逻辑集成电路 石英晶振 光电二极管
文件: 总6页 (文件大小:38K)
中文:  中文翻译
下载:  下载PDF数据表文档文件
INTEGRATED CIRCUITS  
DATA SHEET  
For a complete data sheet, please also download:  
The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications  
The IC06 74HC/HCT/HCU/HCMOS Logic Package Information  
The IC06 74HC/HCT/HCU/HCMOS Logic Package Outlines  
74HC/HCT86  
Quad 2-input EXCLUSIVE-OR gate  
December 1990  
Product specification  
File under Integrated Circuits, IC06  
Philips Semiconductors  
Product specification  
Quad 2-input EXCLUSIVE-OR gate  
74HC/HCT86  
FEATURES  
GENERAL DESCRIPTION  
Output capability: standard  
ICC category: SSI  
The 74HC/HCT86 are high-speed Si-gate CMOS devices  
and are pin compatible with low power Schottky TTL  
(LSTTL). They are specified in compliance with JEDEC  
standard no. 7A.  
The 74HC/HCT86 provide the EXCLUSIVEOR function.  
QUICK REFERENCE DATA  
GND = 0 V; Tamb = 25 °C; tr = tf = 6 ns  
TYPICAL  
SYMBOL  
PARAMETER  
CONDITIONS  
UNIT  
ns  
HC  
11  
HCT  
14  
tPHL/ tPLH  
CI  
propagation delay nA, nB to nY  
input capacitance  
CL = 15 pF; VCC = 5 V  
3.5  
30  
3.5  
30  
pF  
pF  
CPD  
power dissipation capacitance per gate  
notes 1 and 2  
Notes  
1. CPD is used to determine the dynamic power dissipation (PD in µW):  
PD = CPD × VCC2 × fi + ∑ (CL × VCC2 × fo) where:  
fi = input frequency in MHz  
fo = output frequency in MHz  
(CL × VCC2 × fo) = sum of outputs  
CL = output load capacitance in pF  
VCC = supply voltage in V  
2. For HC the condition is VI = GND to VCC  
For HCT the condition is VI = GND to VCC 1.5 V  
ORDERING INFORMATION  
See “74HC/HCT/HCU/HCMOS Logic Package Information”.  
December 1990  
2
Philips Semiconductors  
Product specification  
Quad 2-input EXCLUSIVE-OR gate  
74HC/HCT86  
PIN DESCRIPTION  
PIN NO.  
1, 4, 9, 12  
2, 5, 10, 13  
3, 6, 8, 11  
7
SYMBOL  
1A to 4A  
1B to 4B  
1Y to 4Y  
GND  
NAME AND FUNCTION  
data inputs  
data inputs  
data outputs  
ground (0 V)  
14  
VCC  
positive supply voltage  
Fig.1 Pin configuration.  
Fig.2 Logic symbol.  
Fig.3 IEC logic symbol.  
December 1990  
3
Philips Semiconductors  
Product specification  
Quad 2-input EXCLUSIVE-OR gate  
74HC/HCT86  
Fig.4 Functional diagram.  
Fig.5 Logic diagram (one gate).  
FUNCTION TABLE  
INPUTS  
OUTPUTS  
nY  
nA  
nB  
L
L
H
H
L
H
L
L
H
H
L
H
Notes  
1. H = HIGH voltage level  
L = LOW voltage level  
December 1990  
4
Philips Semiconductors  
Product specification  
Quad 2-input EXCLUSIVE-OR gate  
74HC/HCT86  
DC CHARACTERISTICS FOR 74HC  
For the DC characteristics see “74HC/HCT/HCU/HCMOS Logic Family Specifications”.  
Output capability: standard  
ICC category: SSI  
AC CHARACTERISTICS FOR 74HC  
GND = 0 V; tr = tf = 6 ns; CL = 50 pF  
T
amb (°C)  
TEST CONDITIONS  
74HC  
SYMBOL PARAMETER  
UNIT  
VCC  
+25  
40 to +85 40 to +125  
WAVEFORMS  
(V)  
min. typ. max. min. max. min. max.  
tPHL/ tPLH propagation delay  
nA, nB to nY  
39  
14  
11  
120  
24  
20  
150  
30  
26  
180  
36  
31  
ns  
2.0  
4.5  
6.0  
Fig.6  
Fig.6  
t
THL/ tTLH output transition time  
19  
7
6
75  
15  
13  
95  
19  
16  
110  
22  
19  
ns  
2.0  
4.5  
6.0  
DC CHARACTERISTICS FOR 74HCT  
For the DC characteristics see “74HC/HCT/HCU/HCMOS Logic Family Specifications”.  
Output capability: standard  
ICC category: SSI  
Notes to HCT types  
The value of additional quiescent supply current (ICC) for a unit load of 1 is given in the family specifications.  
To determine ICC per input, multiply this value by the unit load coefficient shown in the table below.  
INPUT  
UNIT LOAD COEFFICIENT  
nA, nB  
1.0  
AC CHARACTERISTICS FOR 74HCT  
GND = 0 V; tr = tf = 6 ns; CL = 50 pF  
T
amb (°C)  
TEST CONDITIONS  
74HCT  
SYMBOL PARAMETER  
UNIT  
VCC  
+25  
40 to +85 40 to +125  
WAVEFORMS  
(V)  
min. typ. max. min. max. min. max.  
tPHL/ tPLH propagation delay  
nA, nB to nY  
17  
32  
40  
48  
ns  
ns  
4.5  
4.5  
Fig.6  
Fig.6  
t
THL/ tTLH output transition time  
7
15  
19  
22  
December 1990  
5
Philips Semiconductors  
Product specification  
Quad 2-input EXCLUSIVE-OR gate  
74HC/HCT86  
AC WAVEFORMS  
(1) HC : VM = 50%; VI = GND to VCC  
.
HCT: VM = 1.3 V; VI = GND to 3 V.  
Fig.6 Waveforms showing the input (nA, nB) to output (nY) propagation delays and the output transition times.  
PACKAGE OUTLINES  
See “74HC/HCT/HCU/HCMOS Logic Package Outlines”.  
December 1990  
6

相关型号:

74HC86N-B

XOR Gate, CMOS, PDIP14
PHILIPS

74HC86PW

Quad 2-input EXCLUSIVE-OR gate
NXP

74HC86PW

Quad 2-input EXCLUSIVE-OR gateProduction
NEXPERIA

74HC86PW,112

74HC(T)86 - Quad 2-input EXCLUSIVE-OR gate TSSOP 14-Pin
NXP

74HC86PW,118

74HC(T)86 - Quad 2-input EXCLUSIVE-OR gate TSSOP 14-Pin
NXP

74HC86PW-Q100

HC/UH SERIES, QUAD 2-INPUT XOR GATE, PDSO14, 4.40 MM, PLASTIC, MO-153, SOT402-1, TSSOP-14
NXP

74HC86PW-Q100

Quad 2-input EXCLUSIVE-OR gate
NEXPERIA

74HC86PW-Q100,118

74HC(T)86-Q100 - Quad 2-input EXCLUSIVE-OR gate TSSOP 14-Pin
NXP

74HC86S14

QUADRUPLE 2-INPUT EXCULSIVE OR GATES
DIODES

74HC86S14-13

QUADRUPLE 2-INPUT EXCULSIVE OR GATES
DIODES

74HC86T14

QUADRUPLE 2-INPUT EXCULSIVE OR GATES
DIODES

74HC86T14-13

QUADRUPLE 2-INPUT EXCULSIVE OR GATES
DIODES