74HCT160N [NXP]
Presettable synchronous BCD decade counter; asynchronous reset; 可预置同步BCD十进制计数器;异步复位型号: | 74HCT160N |
厂家: | NXP |
描述: | Presettable synchronous BCD decade counter; asynchronous reset |
文件: | 总9页 (文件大小:67K) |
中文: | 中文翻译 | 下载: | 下载PDF数据表文档文件 |
INTEGRATED CIRCUITS
DATA SHEET
For a complete data sheet, please also download:
• The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications
• The IC06 74HC/HCT/HCU/HCMOS Logic Package Information
• The IC06 74HC/HCT/HCU/HCMOS Logic Package Outlines
74HC/HCT160
Presettable synchronous BCD
decade counter; asynchronous
reset
December 1990
Product specification
File under Integrated Circuits, IC06
Philips Semiconductors
Product specification
Presettable synchronous BCD decade
counter; asynchronous reset
74HC/HCT160
input (PE) disables the counting action and causes the
data at the data inputs (D0 to D3) to be loaded into the
counter on the positive-going edge of the clock (providing
that the set-up and hold time requirements for PE are met).
Preset takes place regardless of the levels at count enable
inputs (CEP and CET).
FEATURES
• Synchronous counting and loading
• Two count enable inputs for n-bit cascading
• Positive-edge triggered clock
• Asynchronous reset
A LOW level at the master reset input (MR) sets all four
outputs of the flip-flops (Q0 to Q3) to LOW level regardless
of the levels at CP, PE, CET and CEP inputs (thus
providing an asynchronous clear function).
• Output capability: standard
• ICC category: MSI
GENERAL DESCRIPTION
The look-ahead carry simplifies serial cascading of the
counters. Both count enable inputs (CEP and CET) must
be HIGH to count. The CET input is fed forward to enable
the terminal count output (TC). The TC output thus
enabled will produce a HIGH output pulse of a duration
approximately equal to a HIGH level output of Q0. This
pulse can be used to enable the next cascaded stage.
The 74HC/HCT160 are high-speed Si-gate CMOS devices
and are pin compatible with low power Schottky TTL
(LSTTL). They are specified in compliance with JEDEC
standard no. 7A.
The 74HC/HCT160 are synchronous presettable decade
counters which feature an internal look-ahead carry and
can be used for high-speed counting.
Synchronous operation is provided by having all flip-flops
clocked simultaneously on the positive-going edge of the
clock (CP).
The maximum clock frequency for the cascaded counters
is determined by the CP to TC propagation delay and CEP
to CP set-up time, according to the following formula:
1
The outputs (Q0 to Q3) of the counters may be preset to a
HIGH or LOW level. A LOW level at the parallel enable
---------------------------------------------------------------------------------------------------------
fmax
=
tP (max) (CP to TC) + tSU (CEP to CP)
QUICK REFERENCE DATA
GND = 0 V; Tamb= 25 °C; tr = tf = 6 ns
Notes
TYPICAL
HCT
SYMBOL PARAMETER
CONDITIONS
UNIT
1. CPD is used to determine the
dynamic power dissipation
(PD in µW):
HC
tPHL
propagation delay
CP to Qn
CL = 15 pF;
VCC = 5 V
19
21
21
21
14
21
24
23
26
14
ns
ns
ns
ns
ns
PD = CPD × VCC2 × fi +
∑ (CL × VCC × fo)
where:
CP to TC
MR to Qn
MR to TC
CET to TC
2
fi = input frequency in MHz
fo = output frequency in MHz
∑ (CL × VCC2 × fo) = sum of
outputs
CL = output load capacitance in
pF
tPLH
propagation delay
CP to Qn
CP to TC
19
21
14
21
20
7
ns
ns
ns
CET to TC
fmax
maximum clock
frequency
61
3.5
39
31
3.5
34
MHz
VCC = supply voltage in V
CI
input capacitance
pF
2. For HC the condition is
VI = GND to VCC
CPD
power dissipation
capacitance per
package
notes 1 and 2
pF
For HCT the condition is
VI = GND to VCC − 1.5 V
December 1990
2
Philips Semiconductors
Product specification
Presettable synchronous BCD decade
counter; asynchronous reset
74HC/HCT160
ORDERING INFORMATION
See “74HC/HCT/HCU/HCMOS Logic Package Information”.
PIN DESCRIPTION
PIN NO.
SYMBOL
NAME AND FUNCTION
1
MR
asynchronous master reset (active LOW)
clock input (LOW-to-HIGH, edge-triggered)
data inputs
2
CP
3, 4, 5, 6
D0 to D3
CEP
GND
PE
7
count enable input
8
ground (0 V)
9
parallel enable input (active LOW)
count enable carry input
flip-flop outputs
10
CET
Q0 to Q3
TC
14, 13, 12, 11
15
16
terminal count output
VCC
positive supply voltage
Fig.1 Pin configuration.
Fig.2 Logic symbol.
Fig.3 IEC logic symbol.
December 1990
3
Philips Semiconductors
Product specification
Presettable synchronous BCD decade
counter; asynchronous reset
74HC/HCT160
Fig.4 Functional diagram.
FUNCTION TABLE
OPERATING MODE
INPUTS
CET
OUTPUTS
MR
CP
CEP
PE
Dn
Qn
TC
reset (clear)
parallel load
L
X
X
X
X
X
L
L
H
H
↑
↑
X
X
X
X
I
I
I
h
L
H
L
(1)
(1)
(1)
count
H
H
H
↑
h
I
h
X
I
h
h
h
X
X
X
count
qn
hold
X
X
(do nothing)
X
qn
L
Notes
1. The TC output is HIGH when CET is HIGH and the counter is at terminal count (HLLH).
H = HIGH voltage level
h = HIGH voltage level one set-up time prior to the LOW-to-HIGH CP transition
L = LOW voltage level
I = LOW voltage level one set-up time prior to the LOW-to-HIGH CP transition
q = lower case letters indicate the state of the referenced output one set-up time prior to the LOW-to-HIGH CP
transition
X = don’t care
↑ = LOW-to-HIGH CP transition
December 1990
4
Philips Semiconductors
Product specification
Presettable synchronous BCD decade
counter; asynchronous reset
74HC/HCT160
Fig.6 Typical timing sequence: reset outputs to zero;
preset to BCD seven; count to eight, nine, zero,
one, two and three; inhibit.
Fig.5 State diagram.
Fig.7 Logic diagram.
December 1990
5
Philips Semiconductors
Product specification
Presettable synchronous BCD decade
counter; asynchronous reset
74HC/HCT160
DC CHARACTERISTICS FOR 74HC
For the DC characteristics see “74HC/HCT/HCU/HCMOS Logic Family Specifications”.
Output capability: standard
ICC category: MSI
AC CHARACTERISTICS FOR 74HC
GND = 0 V; tr = tf = 6 ns; CL = 50 pF
Tamb (°C)
TEST CONDITIONS
74HC
SYMBOL PARAMETER
UNIT
WAVEFORMS
VCC
(V)
+25
−40 to +85 −40 to +125
min. typ. max. min. max. min. max.
tPHL/ tPLH propagation delay
CP to Qn
61
22
18
185
37
31
230
46
39
280
56
48
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
2.0 Fig. 8
4.5
6.0
t
PHL/ tPLH propagation delay
CP to TC
69
25
20
215
43
31
270
54
46
325
65
55
2.0 Fig. 8
4.5
6.0
tPHL
propagation delay
MR to Qn
69
25
20
210
42
36
265
53
45
315
63
54
2.0 Fig. 9
4.5
6.0
tPHL
propagation delay
MR to TC
69
25
20
220
44
37
275
55
47
330
66
56
2.0 Fig. 9
4.5
6.0
t
PHL/ tPLH propagation delay
CET to TC
47
17
14
150
30
26
190
38
33
225
45
38
2.0 Fig. 10
4.5
6.0
tTHL/ tTLH output transition time
19
7
6
75
15
13
95
19
16
110
22
19
2.0 Figs 8 and 10
4.5
6.0
tW
clock pulse width
HIGH or LOW
80
16
14
22
8
6
100
20
17
120
24
20
2.0 Fig. 8
4.5
6.0
tW
master reset pulse width
LOW
80
16
14
28
10
8
100
20
17
120
24
20
2.0 Fig. 9
4.5
6.0
trem
tsu
tsu
removal time
MR to CP
100 30
125
25
21
150
30
26
2.0 Fig. 9
4.5
6.0
20
17
11
9
set-up time
Dn to CP
80
16
14
22
8
6
100
20
17
120
24
20
2.0 Fig. 11
4.5
6.0
set-up time
PE to CP
135 41
170
34
29
205
41
35
2.0 Fig. 11
4.5
6.0
27
23
15
12
December 1990
6
Philips Semiconductors
Product specification
Presettable synchronous BCD decade
counter; asynchronous reset
74HC/HCT160
Tamb (°C)
TEST CONDITIONS
74HC
SYMBOL PARAMETER
UNIT
WAVEFORMS
VCC
(V)
+25
−40 to +85 −40 to +125
min. typ. max. min. max. min. max.
tsu
set-up time
CEP, CET to CP
200 63
250
50
43
300
60
51
ns
ns
ns
ns
2.0 Fig. 12
4.5
6.0
40
34
23
18
th
hold time
Dn to CP
0
0
0
−17
−6
−5
0
0
0
0
0
0
2.0 Figs 11 and 12
4.5
6.0
th
hold time
PE to CP
0
0
0
−41
−15
−12
0
0
0
0
0
0
2.0 Figs 11 and 12
4.5
6.0
th
hold time
CEP, CET to CP
0
0
0
−58
−21
−17
0
0
0
0
0
0
2.0 Figs 11 and 12
4.5
6.0
fmax
maximum clock pulse
frequency
6.0
30
35
18
55
66
4.8
24
28
4.0
20
24
MHz 2.0 Fig. 8
4.5
6.0
December 1990
7
Philips Semiconductors
Product specification
Presettable synchronous BCD decade
counter; asynchronous reset
74HC/HCT160
DC CHARACTERISTICS FOR 74HCT
For the DC characteristics see “74HC/HCT/HCU/HCMOS Logic Family Specifications”.
Output capability: standard
ICC category: MSI
Note to HCT types
The value of additional quiescent supply current (∆ICC) for unit load of 1 is given in the family specifications.
To determine ∆ICC per input, multiply this value by the unit load coefficient shown in the table below.
INPUT
UNIT LOAD COEFFICIENT
MR
CP
0.95
0.80
0.25
0.25
1.05
0.30
CEP
Dn
CET
PT
December 1990
8
Philips Semiconductors
Product specification
Presettable synchronous BCD decade
counter; asynchronous reset
74HC/HCT160
AC CHARACTERISTICS FOR 74HCT
GND = 0 V; tr = tf = 6 ns; CL = 50 pF
Tamb (°C)
TEST CONDITIONS
74HCT
SYMBOL PARAMETER
UNIT
WAVEFORMS
VCC
(V)
+25
−40 to +85 −40 to +125
min. typ. max. min. max. min. max.
tPHL/ tPLH propagation delay
CP to Qn
25
28
23
27
30
17
9
43
48
39
50
50
35
17
15
54
60
49
63
63
44
21
19
65
72
59
75
75
53
26
22
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
4.5 Fig. 8
tPHL
tPLH
tPHL
tPHL
tPHL
tPLH
propagation delay
CP to TC
4.5 Fig. 8
propagation delay
CP to TC
4.5 Fig. 8
propagation delay
MR to Qn
4.5 Fig. 9
propagation delay
MR to TC
4.5 Fig. 9
propagation delay
CET to TC
4.5 Fig. 10
4.5 Fig. 10
4.5 Figs 8 and 10
4.5 Fig. 8
propagation delay
CET to TC
t
THL/ tTLH output transition time
7
tW
tW
trem
tsu
tsu
tsu
th
clock pulse width
HIGH or LOW
16
20
20
18
30
50
0
8
20
25
25
25
44
63
0
24
30
30
30
53
75
0
master reset pulse width
LOW
11
9
4.5 Fig. 9
removal time
MR to CP
4.5 Fig. 9
set-up time
Dn to CP
10
18
30
−8
−13
−21
28
4.5 Fig. 11
set-up time
PE to CP
4.5 Fig. 11
set-up time
CEP, CET to CP
4.5 Fig. 12
4.5 Figs 11 and 12
4.5 Figs 11 and 12
4.5 Figs 11 and 12
hold time
Dn to CP
th
hold time
PE to CP
0
0
0
th
hold time
0
0
0
CEP, CET to CP
fmax
maximum clock pulse
frequency
16
13
11
MHz 4.5 Fig. 8
PACKAGE OUTLINES
See “74HC/HCT/HCU/HCMOS Logic Package Outlines”.
December 1990
9
相关型号:
74HCT160N,652
74HC(T)160 - Presettable synchronous BCD decade counter; asynchronous reset DIP 16-Pin
NXP
74HCT160PW,118
74HC(T)160 - Presettable synchronous BCD decade counter; asynchronous reset TSSOP 16-Pin
NXP
74HCT160PW-T
IC HCT SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT UP DECADE COUNTER, PDSO16, SOT-403-1, TSSOP-16, Counter
NXP
74HCT161D,652
74HC(T)161 - Presettable synchronous 4-bit binary counter; asynchronous reset SOP 16-Pin
NXP
74HCT161D,653
74HC(T)161 - Presettable synchronous 4-bit binary counter; asynchronous reset SOP 16-Pin
NXP
74HCT161DB,112
74HC(T)161 - Presettable synchronous 4-bit binary counter; asynchronous reset SSOP1 16-Pin
NXP
©2020 ICPDF网 联系我们和版权申明