74HCT4351 [NXP]

8-channel analog multiplexer/demultiplexer with latch; 8通道模拟多路复用器/多路分解器与锁存
74HCT4351
型号: 74HCT4351
厂家: NXP    NXP
描述:

8-channel analog multiplexer/demultiplexer with latch
8通道模拟多路复用器/多路分解器与锁存

复用器
文件: 总17页 (文件大小:139K)
中文:  中文翻译
下载:  下载PDF数据表文档文件
INTEGRATED CIRCUITS  
DATA SHEET  
For a complete data sheet, please also download:  
The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications  
The IC06 74HC/HCT/HCU/HCMOS Logic Package Information  
The IC06 74HC/HCT/HCU/HCMOS Logic Package Outlines  
74HC/HCT4351  
8-channel analog  
multiplexer/demultiplexer with latch  
December 1990  
Product specification  
File under Integrated Circuits, IC06  
Philips Semiconductors  
Product specification  
8-channel analog  
multiplexer/demultiplexer with latch  
74HC/HCT4351  
The 74HC/HCT4351 are 8-channel analog  
FEATURES  
multiplexers/demultiplexers with three select inputs (S0 to  
S2), two enable inputs (E1 and E2), a latch enable input  
(LE), eight independent inputs/outputs (Y0 to Y7) and a  
common input/output (Z).  
Wide analog input voltage range:  
± 5 V  
Low “ON” resistance:  
80 (typ.) at VCC VEE = 4.5 V  
70 (typ.) at VCC VEE = 6.0 V  
60 (typ.) at VCC VEE = 9.0 V  
With E1 LOW and E2 is HIGH, one of the eight switches is  
selected (low impedance ON-state) by S0 to S2. The data  
at the select inputs may be latched by using the active  
LOW latch enable input (LE). When LE is HIGH the latch  
is transparent. When either of the two enable inputs,  
E1 (active LOW) and E2 (active HIGH), is inactive, all 8  
analog switches are turned off.  
Logic level translation: to enable 5 V logic to  
communicate with ± 5 V analog signals  
Typical “break before make” built in  
Address latches provided  
Output capability: non-standard  
ICC category: MSI  
VCC and GND are the supply voltage pins for the digital  
control inputs (S0 to S2, LE, E1 and E2). The VCC to GND  
ranges are 2.0 to 10.0 V for HC and 4.5 to 5.5 V for HCT.  
The analog inputs/outputs (Y0 to Y7, and Z) can swing  
between VCC as a positive limit and VEE as a negative  
limit.  
GENERAL DESCRIPTION  
The 74HC/HCT4351 are high-speed Si-gate CMOS  
devices. They are specified in compliance with JEDEC  
standard no. 7A.  
V
CC VEE may not exceed 10.0 V.  
For operation as a digital multiplexer/demultiplexer, VEE is  
connected to GND (typically ground).  
QUICK REFERENCE DATA  
VEE = GND = 0 V; Tamb = 25 °C; tr = tf = 6 ns  
TYPICAL  
SYMBOL  
PARAMETER  
CONDITIONS  
UNIT  
HC  
27  
HCT  
35  
tPZH / tPZL  
turn “ON” time E1, E2 or Sn to Vos  
turn “OFF” time E1, E2 or Sn to Vos  
input capacitance  
CL = 15 pF; RL = 1 k; VCC = 5 V  
ns  
ns  
pF  
pF  
t
PHZ / tPLZ  
21  
23  
CI  
3.5  
25  
3.5  
25  
CPD  
CS  
power dissipation capacitance per switch notes 1 and 2  
max. switch capacitance  
independent (Y)  
common (Z)  
5
5
pF  
pF  
25  
25  
Notes  
2. For HC the condition is VI = GND to VCC  
1. CPD is used to determine the dynamic power  
For HCT the condition is VI = GND to VCC 1.5 V  
dissipation (PD in µW):  
PD = CPD × VCC2 × fi +{(CL+ CS) × VCC2 × fo}  
where:  
ORDERING INFORMATION  
fi = input frequency in MHz  
See “74HC/HCT/HCU/HCMOS Logic Package  
Information”.  
fo = output frequency in MHz  
CL = output load capacitance in pF  
CS = max. switch capacitance in pF  
{(CL+ CS) × VCC2 × fo} = sum of outputs  
VCC = supply voltage in V  
December 1990  
2
Philips Semiconductors  
Product specification  
8-channel analog multiplexer/demultiplexer  
with latch  
74HC/HCT4351  
PIN DESCRIPTION  
PIN NO.  
SYMBOL  
Z
NAME AND FUNCTION  
common  
4
3, 14  
n.c.  
not connected  
7
E1  
enable input (active LOW)  
enable input (active HIGH)  
negative supply voltage  
ground (0 V)  
8
E2  
9
VEE  
10  
GND  
LE  
11  
latch enable input (active LOW)  
select inputs  
15, 13, 12  
S0 to S2  
Y0 to Y7  
VCC  
17, 18, 19, 16, 1, 6, 2, 5  
20  
independent inputs/outputs  
positive supply voltage  
Fig.1 Pin configuration.  
Fig.2  
Fig.3 IEC logic symbol.  
December 1990  
3
Philips Semiconductors  
Product specification  
8-channel analog multiplexer/demultiplexer  
with latch  
74HC/HCT4351  
FUNCTION TABLE  
INPUTS  
CHANNEL  
ON  
E1  
E2  
LE  
S2  
S1  
S0  
H
X
X
L
X
X
X
X
X
X
X
X
none  
none  
L
L
L
L
H
H
H
H
H
H
H
H
L
L
L
L
L
L
H
H
L
H
L
Y0  
Y1  
Y2  
Y3  
H
L
L
L
L
H
H
H
H
H
H
H
H
H
H
H
H
L
L
H
H
L
H
L
Y4  
Y5  
Y6  
Y7  
(1)  
H
L
X
H
X
L
X
X
X
X
X
X
(2)  
Notes  
1. Last selected channel “ON”.  
2. Selected channels latched.  
3. H = HIGH voltage level  
L = LOW voltage level  
X = don’t care  
= HIGH-to-LOW LE transition  
APPLICATIONS  
Analog multiplexing and demultiplexing  
Digital multiplexing and demultiplexing  
Signal gating  
Fig.4 Functional diagram.  
Fig.5 Schematic diagram (one switch).  
December 1990  
4
Philips Semiconductors  
Product specification  
8-channel analog multiplexer/demultiplexer  
with latch  
74HC/HCT4351  
RATINGS  
Limiting values in accordance with the Absolute Maximum System (IEC 134)  
Voltages are referenced to VEE = GND (ground = 0 V)  
SYMBOL  
PARAMETER  
MIN. MAX. UNIT CONDITIONS  
VCC  
±IIK  
±ISK  
±IS  
DC supply voltage  
DC digital input diode current  
DC switch diode current  
DC switch current  
0.5 +11.0  
V
20  
20  
25  
20  
50  
mA  
mA  
mA  
mA  
mA  
for VI < −0.5 V or VI > VCC + 0.5 V  
for VS < −0.5 V or VS > VCC + 0.5 V  
for 0.5 V < VS < VCC + 0.5 V  
±IEE  
DC VEE current  
±ICC; ±IGND DC VCC or GND current  
Tstg  
Ptot  
storage temperature range  
65 +150 °C  
power dissipation per package  
for temperature range: 40 to +125 °C  
74HC/HCT  
plastic DIL  
750  
500  
100  
mW  
above +70 °C: derate linearly with 12 mW/K  
above +70 °C: derate linearly with 8 mW/K  
plastic mini-pack (SO)  
power dissipation per switch  
mW  
mW  
PS  
Note to ratings  
1. To avoid drawing VCC current out of terminal Z, when switch current flows in terminals Yn, the voltage drop across  
the bidirectional switch must not exceed 0.4 V. If the switch current flows into terminal Z, no VCC current will flow out  
of terminals Yn. In this case there is no limit for the voltage drop across the switch, but the voltages at Yn and Z may  
not exceed VCC or VEE  
.
RECOMMENDED OPERATING CONDITIONS  
SYMBOL PARAMETER  
74HC  
74HCT  
UNIT CONDITIONS  
min. typ. max. min. typ. max.  
VCC  
VCC  
VI  
DC supply voltage VCCGND  
DC supply voltage VCCVEE  
DC input voltage range  
2.0  
5.0 10.0 4.5  
5.0 10.0 2.0  
VCC GND  
VCC VEE  
+85 40  
+125 40  
1000  
5.0 5.5  
5.0 10.0  
VCC  
V
V
V
V
see Figs 6 and 7  
see Figs 6 and 7  
2.0  
GND  
VEE  
VS  
DC switch voltage range  
VCC  
Tamb  
Tamb  
tr, tf  
operating ambient temperature range 40  
operating ambient temperature range 40  
input rise and fall times  
+85 °C  
+125 °C  
see DC and AC  
CHARACTERISTICS  
VCC = 2.0 V  
VCC = 4.5 V  
VCC = 6.0 V  
VCC = 10.0 V  
500  
400  
6.0  
6.0 500  
ns  
250  
December 1990  
5
Philips Semiconductors  
Product specification  
8-channel analog multiplexer/demultiplexer  
with latch  
74HC/HCT4351  
MBA334  
10  
handbook, halfpage  
V
- GND  
CC  
(V)  
8
6
4
operating area  
2
0
0
2
4
6
8
10  
V
- V (V)  
CC EE  
Fig.6 Guaranteed operating area as a function  
of the supply voltages for 74HC4351.  
Fig.7 Guaranteed operating area as a function of  
the supply voltages for 74HCT4351.  
DC CHARACTERISTICS FOR 74HC/HCT  
For 74HC: VCC GND or VCC VEE = 2.0, 4.5, 6.0 and 9.0 V  
For 74HCT: VCC GND = 4.5 and 5.5 V; VCC VEE = 2.0, 4.5, 6.0 and 9.0 V  
Tamb (°C)  
TEST CONDITIONS  
74HC/HCT  
SYMBOL  
RON  
PARAMETER  
UNIT  
40 to  
+125  
VCC VEE  
(V) (V)  
IS  
(µA)  
+25  
40 to +85  
Vis  
VI  
min. typ. max. min. max. min. max.  
ON resistance  
(rail)  
2.0  
0
0
0
100  
VCC VIN  
or  
1000 VEE VIL  
100 180  
90  
70  
225  
200  
165  
270  
240  
195  
4.5  
6.0  
4.5  
1000 to  
160  
130  
4.5 1000  
RON  
ON resistance  
(rail)  
150  
80  
70  
2.0  
4.5  
6.0  
4.5  
0
0
0
100  
1000  
1000  
VEE VIH  
140  
120  
105  
175  
150  
130  
210  
180  
160  
or  
VIL  
60  
4.5 1000  
RON  
ON resistance  
(rail)  
150  
90  
80  
2.0  
4.5  
6.0  
4.5  
0
0
0
100  
1000  
1000  
VCC VIH  
160  
140  
120  
200  
175  
150  
240  
210  
180  
or  
VIL  
65  
4.5 1000  
RON  
maximum ON  
resistance  
between any two  
channels  
9
8
6
2.0  
4.5  
6.0  
4.5  
0
0
0
4.5  
VCC VIH  
to  
or  
VEE VIL  
Notes to DC characteristics  
1. At supply voltages (VCC VEE) approaching 2.0 V, the analog switch ON-resistance becomes extremely non-linear.  
There it is recommended that these devices be used to transmit digital signals only, when using these supply  
voltages.  
2. For test circuit measuring RON see Fig.8.  
December 1990  
6
Philips Semiconductors  
Product specification  
8-channel analog multiplexer/demultiplexer  
with latch  
74HC/HCT4351  
DC CHARACTERISTICS FOR 74HC  
Voltages are referenced to GND (ground = 0 V)  
Tamb (°C)  
TEST CONDITIONS  
74HC  
SYMBOL  
PARAMETER  
UNIT  
VCC VEE  
+25  
40 to +85 40 to +125  
VI  
OTHER  
(V)  
(V)  
min. typ. max. min. max. min. max.  
VIH  
HIGH level input  
voltage  
1.5 1.2  
3.15 2.4  
4.2 3.2  
6.3 4.7  
1.5  
3.15  
4.2  
6.3  
1.5  
3.15  
4.2  
6.3  
V
2.0  
4.5  
6.0  
9.0  
VIL  
LOW level input  
voltage  
0.8 0.5  
0.5  
1.35  
1.8  
2.7  
0.5  
1.35  
1.8  
2.7  
V
2.0  
4.5  
6.0  
9.0  
2.1 1.35  
2.8 1.8  
4.3 2.7  
±II  
input leakage  
current  
0.1  
0.2  
1.0  
2.0  
1.0  
2.0  
µA  
µA  
µA  
µA  
6.0  
10.0 0  
0
VCC  
or  
GND  
±IS  
±IS  
±IS  
ICC  
analog switch  
OFF-state current  
per channel  
0.1  
0.4  
0.4  
1.0  
4.0  
4.0  
1.0  
4.0  
4.0  
10.0 0  
VIH  
or  
VIL  
VS  
=
V
CC VEE  
(see Fig.10)  
VS  
CC VEE  
(see Fig.10)  
VS  
CC VEE  
(see Fig.11)  
analog switch  
OFF-state current  
all channels  
10.0 0  
10.0 0  
VIH  
or  
VIL  
=
V
analog switch  
ON-state current  
VIH  
or  
VIL  
=
V
quiescent supply  
current  
8.0  
16.0  
80.0  
160.0  
160.0 µA  
320.0  
6.0  
10.0 0  
0
VCC Vis = VEE  
or or VCC  
;
GND Vos = VCC  
or VEE  
December 1990  
7
Philips Semiconductors  
Product specification  
8-channel analog multiplexer/demultiplexer  
with latch  
74HC/HCT4351  
AC CHARACTERISTICS FOR 74HC  
GND = 0 V; tr = tf = 6 ns; CL = 50 pF  
Tamb (°C)  
TEST CONDITIONS  
74HC  
SYMBOL  
PARAMETER  
UNIT  
VCC VEE  
OTHER  
+25  
40 to +85 40 to +125  
(V) (V)  
min. typ. max. min. max. min. max.  
tPHL/ tPLH propagation delay  
Vis to Vos  
14  
5
4
60  
12  
10  
8
75  
15  
13  
10  
90  
18  
15  
12  
ns  
2.0  
4.5  
6.0  
0
0
0
RL = ;  
CL = 50 pF  
(see Fig.17)  
4
4.5 4.5  
t
t
t
PZH/ tPZL turn “ON” time  
E1 to Vos  
85  
31  
25  
28  
300  
60  
51  
375  
75  
64  
450  
90  
77  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
2.0  
4.5  
6.0  
0
0
0
RL = 1 k;  
CL = 50 pF  
(see Fig.18)  
55  
69  
83  
4.5 4.5  
PZH/ tPZL turn “ON” time  
E2 to Vos  
85  
31  
25  
25  
300  
60  
51  
375  
75  
64  
450  
90  
77  
2.0  
4.5  
6.0  
0
0
0
RL = 1 k;  
CL = 50 pF  
(see Fig.18)  
55  
69  
83  
4.5 4.5  
PZH/ tPZL turn “ON” time  
LE to Vos  
91  
33  
26  
27  
300  
60  
51  
375  
75  
64  
450  
90  
77  
2.0  
4.5  
6.0  
0
0
0
RL = 1 k;  
CL = 50 pF  
(see Fig.18)  
55  
69  
83  
4.5 4.5  
tPZH/ tPZL turn “ON” time  
Sn to Vos  
88  
32  
26  
25  
300  
60  
51  
375  
75  
64  
450  
90  
77  
2.0  
4.5  
6.0  
0
0
0
RL = 1 k;  
CL = 50 pF  
(see Fig.18)  
50  
63  
75  
4.5 4.5  
tPHZ/ tPLZ turn “OFF” time  
E1 to Vos  
69  
25  
20  
20  
250  
50  
43  
315  
63  
54  
375  
75  
64  
2.0  
4.5  
6.0  
0
0
0
RL = 1 k;  
CL = 50 pF  
(see Fig.18)  
40  
50  
60  
4.5 4.5  
t
t
t
PHZ/ tPLZ turn “OFF” time  
E2 to Vos  
72  
26  
21  
19  
250  
50  
43  
315  
63  
54  
375  
75  
64  
2.0  
4.5  
6.0  
0
0
0
RL = 1 k;  
CL = 50 pF  
(see Fig.18)  
40  
50  
60  
4.5 4.5  
PHZ/ tPLZ turn “OFF” time  
LE to Vos  
83  
30  
24  
26  
275  
55  
47  
345  
69  
59  
415  
83  
71  
2.0  
4.5  
6.0  
0
0
0
RL = 1 k;  
CL = 50 pF  
(see Fig.18)  
45  
56  
68  
4.5 4.5  
PHZ/ tPLZ turn “OFF” time  
Sn to Vos  
80  
29  
23  
24  
275  
55  
47  
345  
69  
59  
415  
83  
71  
2.0  
4.5  
6.0  
0
0
0
RL = 1 k;  
CL = 50 pF  
(see Fig.18)  
48  
60  
72  
4.5 4.5  
December 1990  
8
Philips Semiconductors  
Product specification  
8-channel analog multiplexer/demultiplexer  
with latch  
74HC/HCT4351  
Tamb (°C)  
TEST CONDITIONS  
74HC  
SYMBOL  
PARAMETER  
UNIT  
VCC VEE  
OTHER  
+25  
40 to +85 40 to +125  
(V) (V)  
min. typ. max. min. max. min. max.  
tsu  
set-up time  
Sn to LE  
60  
12  
10  
18  
17  
6
5
75  
15  
13  
23  
90  
18  
15  
27  
ns  
2.0  
4.5  
6.0  
0
0
0
RL = 1 kΩ;  
CL = 50 pF  
(see Fig.19)  
9
4.5 4.5  
th  
hold time  
Sn to LE  
5
5
5
5
8  
3  
2  
4  
5
5
5
5
5
5
5
5
ns  
ns  
2.0  
4.5  
6.0  
0
0
0
RL = 1 kΩ;  
CL = 50 pF  
(see Fig.19)  
4.5 4.5  
tW  
LE minimum pulse  
width  
HIGH  
100 11  
125  
25  
21  
150  
30  
26  
2.0  
4.5  
6.0  
0
0
0
RL = 1 kΩ;  
CL = 50 pF  
(see Fig.19)  
20  
17  
25  
1
3
7
31  
38  
4.5 4.5  
December 1990  
9
Philips Semiconductors  
Product specification  
8-channel analog multiplexer/demultiplexer  
with latch  
74HC/HCT4351  
DC CHARACTERISTICS FOR 74HCT  
Voltages are referenced to GND (ground = 0)  
Tamb (°C)  
TEST CONDITIONS  
74HCT  
SYMBOL PARAMETER  
UNIT  
VCC VEE  
(V) (V)  
+25  
40 to +85 40 to +125  
VI  
OTHER  
min. typ. max. min. max. min. max.  
VIH  
VIL  
±II  
HIGH level input  
voltage  
2.0  
1.6  
2.0  
2.0  
V
4.5  
to  
5.5  
LOW level input  
voltage  
1.2 0.8  
0.1  
0.8  
1.0  
1.0  
0.8  
1.0  
1.0  
V
4.5  
to  
5.5  
input leakage  
current  
µA  
µA  
5.5  
0
0
VCC  
or  
GND  
±IS  
analog switch  
OFF-state current  
per channel  
0.1  
10.0  
VIH  
or  
VIL  
VS  
=
VCC VEE  
(see  
Fig.10)  
±IS  
analog switch  
OFF-state current  
all channels  
0.4  
0.4  
4.0  
4.0  
4.0  
4.0  
µA  
µA  
10.0  
0
VIH  
or  
VIL  
VS  
=
VCC VEE  
(see  
Fig.10)  
±IS  
analog switch  
ON-state current  
10.0 0  
VIH  
or  
VS  
VCC VEE  
=
VIL  
(see  
Fig.11)  
ICC  
quiescent supply  
current  
8.0  
16.0  
80.0  
160.0  
160.0 µA  
320.0  
5.5  
0
VCC  
Vis = VEE  
5.0 5.0 or  
GND  
or VCC  
;
Vos = VCC  
or VEE  
ICC  
additional  
100 360  
450  
490  
µA  
4.5  
to  
5.5  
0
VCC  
2.1 V inputs  
other  
quiescent supply  
current per input  
pin for unit load  
coefficient is 1  
(note 1)  
at VCC or  
GND  
Note to HCT types  
1. The value of additional quiescent supply current (ICC) for a unit load of 1 is given here.  
To determine ICC per input, multiply this value by the unit load coefficient shown in the table below.  
INPUT  
UNIT LOAD COEFFICIENT  
E1, E2  
Sn  
LE  
0.50  
0.50  
1.5  
December 1990  
10  
Philips Semiconductors  
Product specification  
8-channel analog multiplexer/demultiplexer  
with latch  
74HC/HCT4351  
AC CHARACTERISTICS FOR 74HCT  
GND = 0 V; tr = tf = 6 ns; CL = 50 pF  
Tamb (°C)  
TEST CONDITIONS  
74HCT  
SYMBOL  
PARAMETER  
UNIT  
VCC VEE  
OTHER  
+25  
40 to +85 40 to +125  
(V) (V)  
min. typ. max. min. max. min. max.  
tPHL/ tPLH propagation delay  
Vis to Vos  
6
4
12  
8
15  
10  
18  
12  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
4.5  
0
RL = ;  
4.5 4.5 CL = 50 pF  
(see Fig.17)  
tPZH/ tPZL turn “ON” time  
E1 to Vos  
40  
31  
75  
60  
94  
75  
113  
90  
4.5  
0
RL = 1 k;  
4.5 4.5 CL = 50 pF  
(see Fig.18)  
t
t
t
t
t
PZH/ tPZL turn “ON” time  
E2 to Vos  
35  
26  
70  
50  
88  
63  
105  
75  
4.5  
0
RL = 1 k;  
4.5 4.5 CL = 50 pF  
(see Fig.18)  
PZH/ tPZL turn “ON” time  
LE to Vos  
42  
37  
75  
60  
94  
75  
113  
90  
4.5  
0
RL = 1 k;  
4.5 4.5 CL = 50 pF  
(see Fig.18)  
PZH/ tPZL turn “ON” time  
Sn to Vos  
39  
30  
75  
60  
94  
75  
113  
90  
4.5  
0
RL = 1 k;  
4.5 4.5 CL = 50 pF  
(see Fig.18)  
PHZ/ tPLZ turn “OFF” time  
E1 to Vos  
27  
20  
55  
40  
69  
50  
83  
60  
4.5  
0
RL = 1 k;  
4.5 4.5 CL = 50 pF  
(see Fig.18)  
PHZ/ tPLZ turn “OFF” time  
E2 to Vos  
32  
26  
60  
50  
75  
63  
90  
75  
4.5  
0
RL = 1 k;  
4.5 4.5 CL = 50 pF  
(see Fig.18)  
tPHZ/ tPLZ turn “OFF” time  
LE to Vos  
33  
30  
60  
55  
75  
69  
90  
83  
4.5  
0
RL = 1 k;  
4.5 4.5 CL = 50 pF  
(see Fig.18)  
tPHZ/ tPLZ turn “OFF” time  
Sn to Vos  
33  
29  
65  
55  
81  
69  
98  
83  
4.5  
0
RL = 1 k;  
4.5 4.5 CL = 50 pF  
(see Fig.18)  
tsu  
set-up time  
Sn to LE  
12  
14  
6
7
15  
18  
18  
21  
4.5  
0
RL = 1 k;  
4.5 4.5 CL = 50 pF  
(see Fig.19)  
th  
hold time  
Sn to LE  
5
5
1  
2  
5
5
5
5
4.5  
0
RL = 1 k;  
4.5 4.5 CL = 50 pF  
(see Fig.19)  
tW  
LE minimum  
25  
25  
13  
13  
31  
31  
38  
38  
4.5  
0
RL = 1 k;  
pulse width HIGH  
4.5 4.5 CL = 50 pF  
(see Fig.19)  
December 1990  
11  
Philips Semiconductors  
Product specification  
8-channel analog multiplexer/demultiplexer  
with latch  
74HC/HCT4351  
Fig.8 Test circuit for measuring RON  
.
Fig.9 Typical RON as a function of input voltage  
Vis for Vis = 0 to VCC VEE  
.
Fig.10 Test circuit for measuring OFF-state current.  
Fig.11 Test circuit for measuring ON-state current.  
12  
December 1990  
Philips Semiconductors  
Product specification  
8-channel analog multiplexer/demultiplexer  
with latch  
74HC/HCT4351  
ADDITIONAL AC CHARACTERISTICS FOR 74HC/HCT  
Recommended conditions and typical values  
GND = 0 V; Tamb = 25 °C  
VCC  
(V)  
VEE  
(V)  
Vis(pp)  
(V)  
SYMBOL  
PARAMETER  
typ. UNIT  
CONDITIONS  
sine-wave distortion  
f = 1 kHz  
0.04  
0.02  
%
%
2.25  
4.5  
2.25  
4.5  
4.0  
8.0  
RL = 10 k; CL = 50 pF  
(see Fig.14)  
sine-wave distortion  
f = 10 kHz  
0.12  
0.06  
%
%
2.25  
4.5  
2.25  
4.5  
4.0  
8.0  
RL = 10 k; CL = 50 pF  
(see Fig.14)  
switch “OFF” signal  
feed-through  
50  
50  
dB  
dB  
2.25  
4.5  
2.25  
4.5  
note 1  
RL = 600 ; CL = 50 pF  
(see Figs 12 and 15)  
V(pp)  
crosstalk voltage between  
control and any switch  
(peak-to-peak value)  
120  
220  
mV  
mV  
4.5  
4.5  
0
4.5  
RL = 600 ; CL = 50 pF;  
f = 1 MHz (E1, E2 or Sn,  
square-wave between VCC  
and GND, tr = tf = 6 ns)  
(see Fig.16)  
fmax  
CS  
minimum frequency response  
(3dB)  
160  
170  
MHz  
MHz  
2.25  
4.5  
2.25  
4.5  
note 2  
RL = 50 ; CL = 10 pF  
(see Figs 13 and 14)  
maximum switch capacitance  
independent (Y)  
5
25  
pF  
pF  
common  
(Z)  
Notes to AC characteristics  
1. Adjust input voltage Vis to 0 dBm level (0 dBm = 1 mW into 600 ).  
2. Adjust input voltage Vis to 0 dBm level at Vos for 1 MHz (0 dBm = 1 mW into 50 ).  
Vis is the input voltage at a Yn or Z terminal, whichever is assigned as an input.  
Vos is the output voltage at a Yn or Z terminal, whichever is assigned as an output.  
Test conditions:  
VCC = 4.5 V; GND = 0 V; VEE = 4.5 V;  
RL = 50 ; Rsource = 1 k.  
Fig.12 Typical switch “OFF” signal feed-through as a function of frequency.  
December 1990  
13  
Philips Semiconductors  
Product specification  
8-channel analog multiplexer/demultiplexer  
with latch  
74HC/HCT4351  
Test conditions:  
VCC = 4.5 V; GND = 0 V; VEE = 4.5 V;  
RL = 50 ; Rsource = 1 k.  
Fig.13 Typical frequency response.  
Fig.14 Test circuit for measuring sine-wave  
distortion and minimum frequency response.  
Fig.15 Test circuit for measuring switch “OFF”  
signal feed-through.  
The crosstalk is defined as follows  
(oscilloscope output):  
Fig.16 Test circuit for measuring crosstalk between control and any switch.  
December 1990  
14  
Philips Semiconductors  
Product specification  
8-channel analog multiplexer/demultiplexer  
with latch  
74HC/HCT4351  
AC WAVEFORMS  
HC : VM = 50%; VI = GND to VCC  
.
HCT: VM = 1.3 V; VI = GND to 3 V.  
Fig.18 Waveforms showing the turn-ON and  
turn-OFF times.  
Fig.17 Waveforms showing the input (Vis) to output  
(Vos) propagation delays.  
HC : VM = 50%; VI = GND to VCC  
.
HCT: VM = 1.3 V; VI = GND to 3 V.  
Fig.19 Waveforms showing the set-up and hold  
times from Sn inputs to LE input, and  
minimum pulse width of LE.  
December 1990  
15  
Philips Semiconductors  
Product specification  
8-channel analog multiplexer/demultiplexer  
with latch  
74HC/HCT4351  
TEST CIRCUIT AND WAVEFORMS  
Conditions  
TEST  
SWITCH  
VEE  
Vis  
tr; tf  
tPZH  
tPZL  
tPHZ  
tPLZ  
VCC  
VEE  
VCC  
VEE  
FAMILY AMPLITUDE VM  
VCC  
VEE  
VCC  
fmax  
PULSE WIDTH  
;
OTHER  
74HC  
VCC  
< 2 ns  
6 ns  
6 ns  
50%  
others open  
pulse  
74HCT 3.0 V  
1.3 V < 2 ns  
CL  
RT  
tr  
=
=
=
load capacitance including jig and probe capacitance (see AC CHARACTERISTICS for values).  
termination resistance should be equal to the output impedance ZO of the pulse generator.  
tf = 6 ns; when measuring fmax, there is no constraint on tr, tf with 50% duty factor.  
Fig.20 Test circuit for measuring AC performance.  
Conditions  
TEST  
SWITCH  
Vis  
tPZH  
tPZL  
tPHZ  
tPLZ  
VEE  
VCC  
VCC  
VEE  
VCC  
VEE  
tr; tf  
FAMILY AMPLITUDE VM  
fmax  
;
OTHER  
VEE  
VCC  
PULSE WIDTH  
74HC  
VCC  
< 2 ns  
6 ns  
6 ns  
50%  
others open  
pulse  
74HCT 3.0 V  
1.3 V < 2 ns  
CL  
RT  
tr  
=
=
=
load capacitance including jig and probe capacitance (see AC CHARACTERISTICS for values).  
termination resistance should be equal to the output impedance ZO of the pulse generator.  
tf = 6 ns; when measuring fmax, there is no constraint on tr, tf with 50% duty factor.  
Fig.21 Input pulse definitions.  
December 1990  
16  
Philips Semiconductors  
Product specification  
8-channel analog multiplexer/demultiplexer  
with latch  
74HC/HCT4351  
PACKAGE OUTLINES  
See “74HC/HCT/HCU/HCMOS Logic Package Outlines”.  
December 1990  
17  

相关型号:

74HCT4351D

8-channel analog multiplexer/demultiplexer with latch
NXP

74HCT4351D

8-channel analog multiplexer/demultiplexer with latchProduction
NEXPERIA

74HCT4351D,118

74HC(T)4351 - 8-channel analog multiplexer/demultiplexer with latch SOP 20-Pin
NXP

74HCT4351D-T

8-Channel Analog Multiplexer
ETC

74HCT4351DB

8-channel analog multiplexer/demultiplexer with latch
NXP

74HCT4351DB-T

暂无描述
NXP

74HCT4351N

8-channel analog multiplexer/demultiplexer with latch
NXP

74HCT4351N,112

74HC(T)4351 - 8-channel analog multiplexer/demultiplexer with latch DIP 20-Pin
NXP

74HCT4351NB

Single-Ended Multiplexer, 1 Func, 8 Channel, CMOS, PDIP20,
PHILIPS

74HCT4352

Dual 4-channel analog multiplexer/demultiplexer with latch
NXP

74HCT4352D

IC 4-CHANNEL, DIFFERENTIAL MULTIPLEXER, PDSO20, PLASTIC, SO-20, Multiplexer or Switch
NXP

74HCT4352D-T

4-Channel Analog Multiplexer
ETC