74LV27D,118 [NXP]

74LV27 - Triple 3-input NOR gate SOIC 14-Pin;
74LV27D,118
型号: 74LV27D,118
厂家: NXP    NXP
描述:

74LV27 - Triple 3-input NOR gate SOIC 14-Pin

栅 光电二极管 逻辑集成电路 触发器
文件: 总8页 (文件大小:72K)
中文:  中文翻译
下载:  下载PDF数据表文档文件
INTEGRATED CIRCUITS  
74LV27  
Triple 3-input NOR gate  
Product data  
2003 Mar 10  
Supersedes data of 1998 Apr 20  
Philips  
Semiconductors  
Philips Semiconductors  
Product data  
Triple 3-input NOR gate  
74LV27  
FEATURES  
Wide operating voltage: 1.0 to 5.5 V  
DESCRIPTION  
The 74LV27 is a low-voltage Si-gate CMOS device and is pin and  
function compatible with 74HC/HCT27.  
Optimized for Low Voltage applications: 1.0 to 3.6 V  
The 74LV27 provides the 3-input NOR function.  
Accepts TTL input levels between V = 2.7 V and V = 3.6 V  
CC  
CC  
Typical V  
(output ground bounce) < 0.8 V at V = 3.3 V,  
OLP  
CC  
T
= 25 °C.  
amb  
Typical V  
(output V undershoot) > 2 V at V = 3.3 V,  
OHV  
OH  
CC  
T
= 25 °C.  
amb  
Output capability: standard  
I category: SSI  
CC  
QUICK REFERENCE DATA  
GND = 0 V; T  
= 25 °C; t = t 2.5 ns  
amb  
r f  
SYMBOL  
PARAMETER  
CONDITIONS  
TYPICAL  
UNIT  
Propagation delay  
nA, nB, nC to nY  
C = 15 pF;  
L
t
/t  
8
ns  
PHL PLH  
V
CC  
= 3.3 V  
C
Input capacitance  
3.5  
24  
pF  
pF  
I
C
Power dissipation capacitance per gate  
See Notes 1 and 2  
PD  
NOTES:  
1. C is used to determine the dynamic power dissipation (P in µW)  
PD  
D
2
2
P
= C × V  
× f × N + Σ (C × V  
× f ) where:  
D
PD  
CC  
i
L
CC o  
N = number of outputs switching;  
f = input frequency in MHz; C = output load capacitance in pF;  
i
L
f = output frequency in MHz; V = supply voltage in V;  
o
CC  
2
Σ (C × V  
× f ) = sum of the outputs.  
L
CC  
o
2. The condition is V = GND to V  
I
CC.  
ORDERING INFORMATION  
PACKAGES  
TEMPERATURE RANGE  
ORDER CODE  
PKG. DWG. #  
14-Pin Plastic SO  
–40 °C to +125 °C  
74LV27D  
SOT108-1  
PIN CONFIGURATION  
PIN DESCRIPTION  
PIN NUMBER  
1, 3, 9  
2, 4, 10  
13, 5, 11  
7
SYMBOL  
1A – 3A  
1B – 3B  
1C – 3C  
GND  
NAME AND FUNCTION  
Data inputs  
1A  
1B  
2A  
2B  
2C  
2Y  
1
14  
13  
V
CC  
2
1C  
Data inputs  
Data inputs  
3
4
5
6
7
12  
11  
10  
9
1Y  
3C  
3B  
3A  
Ground (0 V)  
Data outputs  
12, 6, 8  
14  
1Y – 3Y  
V
CC  
Positive supply voltage  
GND  
8
3Y  
SV00446  
2
2003 Mar 10  
Philips Semiconductors  
Product data  
Triple 3-input NOR gate  
74LV27  
LOGIC SYMBOL  
LOGIC SYMBOL (IEEE/IEC)  
1
1  
1
2
1A  
1B  
2
12  
1Y  
2Y  
3Y  
12  
13  
13  
1C  
2A  
3
3
1  
4
5
6
4
2B  
6
5
9
2C  
3A  
9
1  
10  
3B  
3C  
8
10  
11  
8
11  
SV00447  
SV00448  
LOGIC DIAGRAM  
FUNCTION TABLE  
INPUTS  
OUTPUTS  
nY  
nA  
nB  
nC  
A
B
L
X
X
H
L
X
H
X
L
H
X
X
H
L
L
L
Y
NOTES:  
C
H = HIGH voltage level  
L = LOW voltage level  
X = don’t care  
SV00449  
RECOMMENDED OPERATING CONDITIONS  
SYMBOL  
PARAMETER  
CONDITIONS  
MIN  
1.0  
0
TYP  
3.3  
MAX  
5.5  
UNIT  
V
CC  
DC supply voltage  
See Note 1  
V
V
V
V
I
Input voltage  
V
CC  
CC  
V
O
Output voltage  
0
V
See DC and AC  
characteristics  
–40  
–40  
+85  
+125  
T
Operating ambient temperature range in free air  
Input rise and fall times  
°C  
amb  
V
V
V
V
= 1.0 V to 2.0 V  
= 2.0 V to 2.7 V  
= 2.7 V to 3.6 V  
= 3.6 V to 5.5 V  
500  
200  
100  
50  
ns/V  
ns/V  
ns/V  
ns/V  
CC  
CC  
CC  
CC  
t , t  
r
f
NOTE:  
1. The LV is guaranteed to function down to V = 1.0 V (input levels GND or V ); DC characteristics are guaranteed from V = 1.2 V to  
CC  
CC  
CC  
V
CC  
= 5.5 V.  
3
2003 Mar 10  
Philips Semiconductors  
Product data  
Triple 3-input NOR gate  
74LV27  
1, 2  
ABSOLUTE MAXIMUM RATINGS  
In accordance with the Absolute Maximum Rating System (IEC 134). Voltages are referenced to GND (ground = 0 V).  
SYMBOL  
PARAMETER  
CONDITIONS  
RATING  
UNIT  
V
V
CC  
DC supply voltage  
–0.5 to +7.0  
±I  
DC input diode current  
V < –0.5 V or V > V + 0.5 V  
20  
50  
25  
mA  
mA  
mA  
IK  
I
I
CC  
±I  
OK  
DC output diode current  
V
O
< –0.5 V or V > V + 0.5 V  
O
CC  
±I  
DC output source or sink current (standard outputs)  
–0.5 V < V < V + 0.5 V  
O CC  
O
DC V or GND current for types with standard  
outputs  
CC  
±I  
, ±I  
50  
–65 to +150  
500  
mA  
°C  
GND  
CC  
T
Storage temperature range  
stg  
Power dissipation per package  
– plastic mini-pack (SO)  
for temperature range: –40 to +125 °C  
above +70 °C derate linearly with 8 mW/K  
P
mW  
TOT  
NOTES:  
1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the  
device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to  
absolute-maximum-rated conditions for extended periods may affect device reliability.  
2. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.  
DC ELECTRICAL CHARACTERISTICS  
Over recommended operating conditions. Voltages are referenced to GND (ground = 0 V).  
LIMITS  
–40 °C to +85 °C  
–40 °C to +125 °C  
SYMBOL  
PARAMETER  
TEST CONDITIONS  
= 1.2 V  
UNIT  
1
MIN  
TYP  
MAX  
MIN  
0.9  
MAX  
V
V
V
V
V
V
V
V
V
V
V
V
V
0.9  
1.4  
CC  
CC  
CC  
CC  
CC  
CC  
CC  
CC  
CC  
CC  
CC  
CC  
CC  
= 2.0 V  
1.4  
HIGH level Input  
voltage  
V
IH  
V
= 2.7 V to 3.6 V  
= 4.5 V to 5.5 V  
= 1.2 V  
2.0  
2.0  
0.7 * V  
0.7 * V  
CC  
CC  
0.3  
0.6  
0.3  
0.6  
0.8  
= 2.0 V  
LOW level Input  
voltage  
V
IL  
V
= 2.7 V to 3.6 V  
= 4.5 V to 5.5 V  
0.8  
0.3 * V  
0.3 * V  
CC  
CC  
= 1.2 V; V = V or V –I = 100 µA  
1.2  
2.0  
2.7  
3.0  
4.5  
I
IH  
IL;  
O
= 2.0 V; V = V or V –I = 100 µA  
1.8  
2.5  
2.8  
4.3  
1.8  
2.5  
2.8  
4.3  
I
IH  
IL;  
O
HIGH level output  
voltage; all outputs  
= 2.7 V; V = V or V –I = 100 µA  
V
V
V
V
V
V
I
IH  
IL;  
O
OH  
= 3.0 V; V = V or V –I = 100 µA  
I
IH  
IL;  
O
= 4.5 V; V = V or V –I = 100 µA  
I
IH  
IL;  
O
HIGH level output  
voltage; STANDARD  
outputs  
V
= 3.0 V; V = V or V –I = 6 mA  
2.40  
3.60  
2.82  
4.20  
2.20  
3.50  
CC  
CC  
I
IH  
IL;  
O
OH  
V
= 4.5 V; V = V or V –I = 12 mA  
I
IH  
IL;  
O
V
CC  
V
CC  
V
CC  
V
CC  
V
CC  
= 1.2 V; V = V or V I  
IL; O  
= 100 µA  
= 100 µA  
= 100 µA  
= 100 µA  
= 100 µA  
0
0
0
0
0
I
IH  
= 2.0 V; V = V or V  
I
0.2  
0.2  
0.2  
0.2  
0.2  
0.2  
0.2  
0.2  
I
IH  
IL; O  
LOW level output  
voltage; all outputs  
= 2.7 V; V = V or V  
I
V
V
I
IH  
IL; O  
OL  
= 3.0 V; V = V or V I  
IL; O  
I
IH  
= 4.5 V; V = V or V I  
IL; O  
I
IH  
LOW level output  
voltage; STANDARD  
outputs  
V
= 3.0 V; V = V or V  
I
= 6 mA  
0.25  
0.35  
0.40  
0.55  
0.50  
0.65  
CC  
CC  
I
IH  
IL; O  
OL  
V
= 4.5 V; V = V or V  
I
= 12 mA  
I
IH  
IL; O  
Input leakage  
current  
I
V
CC  
V
CC  
V
CC  
= 5.5 V; V = V or GND  
1.0  
20.0  
500  
1.0  
40  
µA  
µA  
µA  
I
I
CC  
Quiescent supply  
current; SSI  
I
= 5.5 V; V = V or GND; I = 0  
I CC O  
CC  
Additional quiescent  
supply current  
I  
CC  
= 2.7 V to 3.6 V; V = V – 0.6 V  
850  
I
CC  
NOTE:  
1. All typical values are measured at T  
= 25 °C.  
amb  
4
2003 Mar 10  
Philips Semiconductors  
Product data  
Triple 3-input NOR gate  
74LV27  
AC CHARACTERISTICS  
GND = 0 V; t = t 2.5 ns; C = 50 pF; R = 1 kΩ  
r
f
L
L
LIMITS  
–40 °C to +85 °C  
CONDITION  
(V)  
–40 °C to +125 °C  
SYMBOL  
PARAMETER  
WAVEFORM  
UNIT  
1
V
MIN  
TYP  
50  
MAX  
MIN  
MAX  
CC  
1.2  
2.0  
2.7  
17  
22  
16  
13  
11  
27  
20  
16  
14  
Propagation delay  
nA, nB, nC to nY  
t
Figures 1, 2  
ns  
13  
PHL/PLH  
2
3.0 to 3.6  
4.5 to 5.5  
10  
NOTES:  
1. Unless otherwise stated, all typical values are measured at T  
= 25 °C  
amb  
2. Typical values are measured at V = 3.3 V.  
CC  
AC WAVEFORMS  
TEST CIRCUIT  
V
V
V
= 1.5 V at V 2.7 V and 3.6 V;  
M
CC  
V
cc  
= 0.5 × V at V < 2.7 V and 4.5 V;  
and V are the typical output voltage drop that occur with the  
M
CC  
CC  
OL  
OH  
output load.  
V
V
O
l
V
PULSE  
GENERATOR  
I
D.U.T.  
nA, nB, nC  
INPUT  
V
50 pF  
M
R = 1 kΩ  
L
R
T
C
L
GND  
t
t
PLH  
PHL  
V
OH  
Test Circuit for Outputs  
nY OUTPUT  
V
V
M
DEFINITIONS  
R
L
C
L
R
T
= Load resistor  
OL  
SV00420  
= Load capacitance includes jig and probe capacitiance  
= Termination resistance should be equal to Z of pulse generators.  
OUT  
Figure 1. Input (nA, nB, nC) to output (nY) propagation delays.  
TEST  
V
V
I
CC  
t
t
< 2.7 V  
2.7 V to 3.6 V  
4.5 V  
V
CC  
PLH/ PHL  
2.7 V  
V
CC  
SV00902  
Figure 2. Load circuitry for switching times.  
5
2003 Mar 10  
Philips Semiconductors  
Product data  
Triple 3-input NOR gate  
74LV27  
SO14: plastic small outline package; 14 leads; body width 3.9 mm  
SOT108-1  
6
2003 Mar 10  
Philips Semiconductors  
Product data  
Triple 3-input NOR gate  
74LV27  
REVISION HISTORY  
Rev  
Date  
Description  
_4  
20030310  
Product data (9397 750 11225). ECN 853-1896 29488 of 07 February 2003.  
Supersedes Product specification of 1998 Apr 20 (9397 750 04412).  
Modifications:  
Delete DIL, SSOP and TSSOP package ordering and package outlines (discontinued options).  
Quick Reference Data: Correct power dissipation formula in Note 1.  
_3  
19980420  
Product specification (9397 750 04412). ECN 853-1896 19258 of 20 April 1998.  
Supersedes data of 1997 Feb 03.  
7
2003 Mar 10  
Philips Semiconductors  
Product data  
Triple 3-input NOR gate  
74LV27  
Data sheet status  
Product  
status  
Definitions  
[1]  
Level  
Data sheet status  
[2] [3]  
I
Objective data  
Development  
Qualification  
This data sheet contains data from the objective specification for product development.  
Philips Semiconductors reserves the right to change the specification in any manner without notice.  
II  
Preliminary data  
Product data  
This data sheet contains data from the preliminary specification. Supplementary data will be published  
at a later date. Philips Semiconductors reserves the right to change the specification without notice, in  
order to improve the design and supply the best possible product.  
III  
Production  
This data sheet contains data from the product specification. Philips Semiconductors reserves the  
right to make changes at any time in order to improve the design, manufacturing and supply. Relevant  
changes will be communicated via a Customer Product/Process Change Notification (CPCN).  
[1] Please consult the most recently issued data sheet before initiating or completing a design.  
[2] The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL  
http://www.semiconductors.philips.com.  
[3] For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.  
Definitions  
Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see  
the relevant data sheet or data handbook.  
LimitingvaluesdefinitionLimiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting  
values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given  
in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.  
Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no  
representation or warranty that such applications will be suitable for the specified use without further testing or modification.  
Disclaimers  
Life support — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be  
expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree  
to fully indemnify Philips Semiconductors for any damages resulting from such application.  
Right to make changes — Philips Semiconductors reserves the right to make changes in the products—including circuits, standard cells, and/or software—described  
or contained herein in order to improve design and/or performance. When the product is in full production (status ‘Production’), relevant changes will be communicated  
viaaCustomerProduct/ProcessChangeNotification(CPCN).PhilipsSemiconductorsassumesnoresponsibilityorliabilityfortheuseofanyoftheseproducts,conveys  
nolicenseortitleunderanypatent, copyright, ormaskworkrighttotheseproducts, andmakesnorepresentationsorwarrantiesthattheseproductsarefreefrompatent,  
copyright, or mask work right infringement, unless otherwise specified.  
Koninklijke Philips Electronics N.V. 2003  
Contact information  
All rights reserved. Printed in U.S.A.  
For additional information please visit  
http://www.semiconductors.philips.com.  
Fax: +31 40 27 24825  
Date of release: 03-03  
9397 750 11225  
For sales offices addresses send e-mail to:  
sales.addresses@www.semiconductors.philips.com.  
Document order number:  
Philips  
Semiconductors  

相关型号:

74LV27D-T

Triple 3-input NOR Gate
ETC

74LV27DB

Triple 3-input NOR gate
NXP

74LV27DB-T

Triple 3-input NOR Gate
ETC

74LV27N

Triple 3-input NOR gate
NXP

74LV27PW

Triple 3-input NOR gate
NXP

74LV27PW-T

Triple 3-input NOR Gate
ETC

74LV27PWDH

Triple 3-input NOR gate
NXP

74LV30D

Single 8-input NAND Gate
ETC

74LV30D-T

IC LV/LV-A/LVX/H SERIES, 8-INPUT NAND GATE, PDSO14, Gate
NXP

74LV30DB

IC LV/LV-A/LVX/H SERIES, 8-INPUT NAND GATE, PDSO14, Gate
NXP

74LV30DB-T

IC LV/LV-A/LVX/H SERIES, 8-INPUT NAND GATE, PDSO14, Gate
NXP

74LV30N

IC LV/LV-A/LVX/H SERIES, 8-INPUT NAND GATE, PDIP14, Gate
NXP