933507920653 [NXP]

IC 4000/14000/40000 SERIES, QUAD 2-INPUT NAND GATE, PDSO14, PLASTIC, SOT-108-1, SO-14, Gate;
933507920653
型号: 933507920653
厂家: NXP    NXP
描述:

IC 4000/14000/40000 SERIES, QUAD 2-INPUT NAND GATE, PDSO14, PLASTIC, SOT-108-1, SO-14, Gate

栅 输入元件 光电二极管 逻辑集成电路
文件: 总8页 (文件大小:133K)
中文:  中文翻译
下载:  下载PDF数据表文档文件
INTEGRATED CIRCUITS  
DATA SHEET  
For a complete data sheet, please also download:  
The IC04 LOCMOS HE4000B Logic  
Family Specifications HEF, HEC  
The IC04 LOCMOS HE4000B Logic  
Package Outlines/Information HEF, HEC  
HEF4011UB  
gates  
Quadruple 2-input NAND gate  
January 1995  
Product specification  
File under Integrated Circuits, IC04  
Philips Semiconductors  
Product specification  
HEF4011UB  
gates  
Quadruple 2-input NAND gate  
DESCRIPTION  
The HEF4011UB is a quadruple 2-input NAND gate. This  
unbuffered single stage version provides a direct  
implementation of the NAND function. The output  
impedance and output transition time depends on the input  
voltage and input rise and fall times applied.  
Fig.2 Pinning diagram.  
HEF4011UBP(N):  
HEF4011UBD(F):  
HEF4011UBT(D):  
14-lead DIL; plastic  
(SOT27-1)  
Fig.1 Functional diagram.  
14-lead DIL; ceramic (cerdip)  
(SOT73)  
14-lead SO; plastic  
(SOT108-1)  
( ): Package Designator North America  
Fig.3 Schematic diagram (one gate). The  
splitting-up of the n-transistors provide  
identical inputs.  
FAMILY DATA, IDD LIMITS category GATES  
See Family Specifications for VIH/VIL unbuffered stages  
January 1995  
2
Philips Semiconductors  
Product specification  
HEF4011UB  
gates  
Quadruple 2-input NAND gate  
AC CHARACTERISTICS  
VSS = 0 V; Tamb = 25 °C; CL = 50 pF; input transition times 20 ns  
VDD  
V
TYPICAL EXTRAPOLATION  
FORMULA  
SYMBOL  
TYP.  
MAX.  
Propagation delays  
In On  
HIGH to LOW  
5
60  
25  
20  
35  
20  
17  
75  
30  
20  
60  
30  
20  
120  
50  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
pF  
25 ns + (0,70 ns/pF) CL  
12 ns + (0,27 ns/pF) CL  
10 ns + (0,20 ns/pF) CL  
8 ns + (0,55 ns/pF) CL  
9 ns + (0,23 ns/pF) CL  
9 ns + (0,16 ns/pF) CL  
15 ns + (1,20 ns/pF) CL  
6 ns + (0,48 ns/pF) CL  
4 ns + (0,32 ns/pF) CL  
10 ns + (1,00 ns/pF) CL  
9 ns + (0,42 ns/pF) CL  
6 ns + (0,28 ns/pF) CL  
10  
15  
5
tPHL  
40  
70  
LOW to HIGH  
10  
15  
5
tPLH  
40  
35  
Output transition  
times  
150  
60  
10  
15  
5
tTHL  
HIGH to LOW  
40  
110  
60  
LOW to HIGH  
10  
15  
tTLH  
40  
Input capacitance  
CIN  
10  
VDD  
V
TYPICAL FORMULA FOR P (µW)  
2
Dynamic power  
dissipation per  
package (P)  
5
10  
15  
500 fi + ∑ (foCL) × VDD  
where  
2
5 000 fi + ∑ (foCL) × VDD  
fi = input freq. (MHz)  
2
25 000 fi + ∑ (foCL) × VDD  
fo = output freq. (MHz)  
CL = load capacitance (pF)  
(foCL) = sum of outputs  
VDD = supply voltage (V)  
January 1995  
3
Philips Semiconductors  
Product specification  
HEF4011UB  
gates  
Quadruple 2-input NAND gate  
Fig.4 Typical transfer characteristics; one input, the other  
input connected to VDD  
VO;  
;
− − − ID (drain current);  
IO = 0; VDD = 5 V.  
Fig.5 Typical transfer characteristics; one input, the other  
input connected to VDD  
VO;  
;
− − − ID (drain current);  
IO = 0; VDD = 10 V.  
Fig.6 Typical transfer characteristics; one input, the other  
input connected to VDD  
VO;  
;
− − − ID (drain current);  
IO = 0; VDD = 15 V.  
January 1995  
4
Philips Semiconductors  
Product specification  
HEF4011UB  
gates  
Quadruple 2-input NAND gate  
Fig.7 Test set-up for measuring forward transconductance gfs = dio/dvi at vo is constant (see also graph Fig.8).  
A : average,  
B : average + 2 s,  
C : average 2 s, where ‘s’ is the observed standard deviation.  
Fig.8 Typical forward transconductance gfs as a function of the supply voltage at Tamb = 25 °C.  
January 1995  
5
Philips Semiconductors  
Product specification  
HEF4011UB  
gates  
Quadruple 2-input NAND gate  
APPLICATION INFORMATION  
Some examples of applications for the HEF4011UB are shown below.  
Because of the fact that this circuit is unbuffered, it is suitable for use in (partly) analogue circuits.  
INH  
O
L
H
H
OSC  
In Fig.9 the oscillation frequency is mainly determined by R1C1,  
provided R1 << R2 and R2C2 << R1C1.  
The function of R2 is to minimize the influence of the forward voltage  
across the protection diodes on the frequency; C2 is a stray (parasitic)  
capacitance. The period Tp is given by Tp = T1 + T2, in which  
V
DD + VST  
2VDD VST  
------------------------------  
where  
---------------------------  
T1 = R1C1 In  
and T2 = R1C1 In  
VST  
VDD VST  
V
ST is the signal threshold level of the gate. The period is fairly  
independent of VDD, VST and temperature. The duty factor, however, is  
influenced by VST  
.
Fig.9 (a) Astable relaxation oscillator using two HEF4011UB gates; the diodes may be BAW62; C2 is a parasitic  
capacitance.  
(b) Waveforms at the points marked A, B, C and D in the circuit diagram.  
January 1995  
6
Philips Semiconductors  
Product specification  
HEF4011UB  
gates  
Quadruple 2-input NAND gate  
INH  
O
L
H
H
OSC  
Fig.10 Example of a crystal oscillator using one HEF4011UB gate.  
Fig.12 Test set-up for measuring graph of Fig.11.  
Condition: all other inputs connected to  
ground.  
NOTES  
If a gate is just used as an amplifying inverter, there are  
two possibilities:  
Connecting the inputs together gives simpler wiring, but  
makes the device output not completely symmetrical.  
Connecting one input to VDD will give the device a  
symmetrical output.  
Fig.11 Output voltage as a function of supply  
voltage.  
January 1995  
7
Philips Semiconductors  
Product specification  
HEF4011UB  
gates  
Quadruple 2-input NAND gate  
Fig.13 Voltage gain (VO/VI) as a function of supply  
voltage.  
Fig.14 Supply current as a function of supply  
voltage.  
Fig.15 Test set-up for measuring graphs of Figs 13  
and 14. Condition: all other inputs  
connected to ground.  
Fig.16 Example of an analogue amplifier with  
inhibit using one HEF4011UB gate.  
January 1995  
8

相关型号:

933507930652

IC 4000/14000/40000 SERIES, ASYN POSITIVE EDGE TRIGGERED BIDIRECTIONAL DIVIDE BY N COUNTER, PDIP24, PLASTIC, SOT-101-1, DIP-24, Counter
NXP

933507970652

IC 4000/14000/40000 SERIES, DUAL MONOSTABLE MULTIVIBRATOR, PDSO16, PLASTIC, SOT-109-1, SO-16, Prescaler/Multivibrator
NXP

933507970653

IC 4000/14000/40000 SERIES, DUAL MONOSTABLE MULTIVIBRATOR, PDSO16, PLASTIC, SOT-109-1, SO-16, Prescaler/Multivibrator
NXP

933507980652

1 TIMER(S), PROGRAMMABLE TIMER, PDIP14, PLASTIC, DIP-14
NXP

933508000112

1 TIMER(S), PROGRAMMABLE TIMER, PDSO14, PLASTIC, SO-14
NXP

933508000118

1 TIMER(S), PROGRAMMABLE TIMER, PDSO14, PLASTIC, SO-14
NXP

933508000512

1 TIMER(S), PROGRAMMABLE TIMER, PDSO14
NXP

933508000518

1 TIMER(S), PROGRAMMABLE TIMER, PDSO14
NXP

933508000653

1 TIMER(S), PROGRAMMABLE TIMER, PDSO14, PLASTIC, SO-14
NXP

933508370215

TRANSISTOR 800 mA, 30 V, NPN, Si, SMALL SIGNAL TRANSISTOR, PLASTIC, SST3, SMD, 3 PIN, BIP General Purpose Small Signal
NXP

933508380215

TRANSISTOR 800 mA, 40 V, NPN, Si, SMALL SIGNAL TRANSISTOR, PLASTIC, SST3, SMD, 3 PIN, BIP General Purpose Small Signal
NXP

933508380235

TRANSISTOR 800 mA, 40 V, NPN, Si, SMALL SIGNAL TRANSISTOR, PLASTIC, SST3, SMD, 3 PIN, BIP General Purpose Small Signal
NXP