935209990112 [NXP]
ALVT SERIES, DUAL 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO56, 6.10 MM, PLASTIC, SOT364-1, TSSOP2-56;
| 型号： | 935209990112 |
| 厂家： | 
NXP |
| 描述： | ALVT SERIES, DUAL 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO56, 6.10 MM, PLASTIC, SOT364-1, TSSOP2-56 光电二极管 输出元件 |
| 文件： | 总14页 (文件大小：119K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
INTEGRATED CIRCUITS
74ALVT16652
2.5V/3.3V 16-bit bus transceiver/register
(3-State)
Product specification
1998 Feb 13
Supersedes data of 1996 Aug 13
IC23 Data Handbook
Philips
Semiconductors
Philips Semiconductors
Product specification
2.5V/3.3V 16-bit bus transceiver/register
(3-State)
74ALVT16652
FEATURES
• 16–bit bus interface
• 5V I/O Compatible
• 3-State buffers
DESCRIPTION
The 74ALVT16652 is a high-performance BiCMOS product
designed for V operation at 2.5V or 3.3V with I/O compatibility up
CC
to 5V. The device can be used as two 8-bit transceivers or one
16-bit transceiver.
Complimentary output-enable (OEAB and OEBA) inputs are
provided to control the transceiver functions. Select-control (SAB
and SBA) inputs are provided to select whether real-time or stored
data is transferred. A Low-input level selects real-time data, and a
High input level selects stored data. The circuitry used for select
control eliminates the typical decoding glitch that occurs in a
multiplexer during the transition between stored and real-time data.
• Output capability: +64mA/-32mA
• TTL input and output switching levels
• Input and output interface capability to systems at 5V supply
• Bus-hold data inputs eliminate the need for external pull-up
resistors to hold unused inputs
• Live insertion/extraction permitted
• Power-up reset
• Power-up 3-State
• No bus current loading when output is tied to 5V bus
• Latch-up protection exceeds 500mA per JEDEC JC40.2 Std 17
Data on the A or B bus, or both, can be stored in the internal
flip-flops by Low-to-High transitions at the appropriate clock (CPAB
or CPBA) inputs regardless of the levels on the select-control or
output-enable inputs. When SAB and SBA are in real-time transfer
mode, it is possible to store data without using the internal D-type
flip-flops by simultaneously enabling OEAB and OEBA. In this
configuration, each output reinforces its input. Thus, when all other
data sources to the two sets of bus lines are at high impedance,
each set of bus lines remains at its last level configuration.
• ESD protection exceeds 2000V per MIL STD 883 Method 3015
and 200V per Machine Model
QUICK REFERENCE DATA
TYPICAL
CONDITIONS
SYMBOL
PARAMETER
UNIT
T
amb
= 25°C
2.5V
3.3V
t
t
Propagation delay
2.0
2.1
1.5
1.6
PLH
PHL
C = 50pF
ns
L
nAx to nBx or nBx to nAx
Input capacitance DIR, OE
I/O pin capacitance
C
V = 0V or V
I CC
3
9
3
9
pF
pF
µA
IN
C
V = 0V or V
I/O CC
I/O
I
Total supply current
Outputs disabled
40
70
CCZ
ORDERING INFORMATION
PACKAGES
TEMPERATURE RANGE OUTSIDE NORTH AMERICA
NORTH AMERICA
AV16652 DL
DWG NUMBER
SOT371-1
56-Pin Plastic SSOP Type III
56-Pin Plastic TSSOP Type II
–40°C to +85°C
–40°C to +85°C
74ALVT16652 DL
74ALVT16652 DGG
AV16652 DGG
SOT364-1
LOGIC SYMBOL (IEEE/IEC)
56
1
EN1(BA)
EN2(AB)
C3
29
28
30
31
27
26
EN7(BA)
EN8(AB)
C9
55
54
2
G10
G4
C5
C11
G12
3
G6
42
52
15
5
w1
7
w1
1
4
4
3D
1
10 9D
10
1
w1
w1
8
5D
1
6
6
11D 12
1
2
12
41
40
38
37
36
34
33
51
49
48
47
45
44
43
6
8
16
17
19
20
21
23
24
9
10
12
13
14
SW00158
2
1998 Feb 13
853-1854 18962
Philips Semiconductors
Product specification
2.5V/3.3V 16-bit bus transceiver/register
(3-State)
74ALVT16652
PIN CONFIGURATION
LOGIC SYMBOL
1OEAB
1CPAB
1SAB
GND
1
2
3
4
5
6
7
8
9
56 1OEBA
55 1CPBA
54 1SBA
53 GND
52 1B0
5
6
8
9
10 12 13 14
1A0
1A0 1A1 1A2 1A3 1A4 1A5 1A6 1A7
1CPAB
1A1
51 1B1
50
V
V
CC
2
CC
1A2
1A3
49 1B2
48 1B3
47 1B4
46 GND
45 1B5
44 1B6
43 1B7
42 2B0
41 2B1
40 2B2
39 GND
38 2B3
37 2B4
36 2B5
3
1SAB
1SBA
1CPBA
1OEAB
1OEBA
1
54
55
56
1A4 10
GND 11
1A5 12
1A6 13
1A7 14
2A0 15
2A1 16
2A2 17
GND 18
2A3 19
2A4 20
2A5 21
1AB 1B1 1B2 1B3 1B4 1B5 1B6 1B7
52 51 49 48 47 45 44 43
15 16 17 19 20 21 23 24
2A0 2A1 2A2 2A3 2A4 2A5 2A6 2A7
2CPAB
27
2SAB
2SBA
2CPBA
2OEAB
2OEBA
26
31
30
28
29
22
35
V
V
CC
CC
2AB 2B1 2B2 2B3 2B4 2B5 2B6 2B7
42 41 40 38 37 36 34 33
2A6 23
2A7 24
34 2B6
33 2B7
GND 25
2SAB 26
2CPAB 27
20EAB 28
32 GND
31 2SBA
30 2CPBA
29 2OEBA
SH00046
SW00159
PIN DESCRIPTION
PIN NUMBER
SYMBOL
NAME AND FUNCTION
2, 55, 27, 30
1CPAB, 1CPBA, 2CPAB, 2CPBA
1SAB, 1SBA, 2SAB, 2SBA
Clock input A to B / Clock input B to A
Select input A to B / Select input B to A
3, 54, 26, 31
5, 6, 8, 9, 10, 12, 13, 14
15, 16, 17, 19, 20, 21, 23, 24
1A0 – 1A7,
2A0 – 2A7
Data inputs/outputs (A side)
Data inputs/outputs (B side)
Output enable inputs
52, 51, 49, 48, 47, 45, 44, 43
42, 41, 40, 38, 37, 36, 34, 33
1B0 – 1B7,
2B0 – 2B7
1OEAB, 1OEBA,
2OEAB, 2OEBA
1, 56, 28, 29
4, 11, 18, 25, 32, 39, 46, 53
7, 22, 35, 50
GND
Ground (0V)
V
CC
Positive supply voltage
3
1998 Feb 13
Philips Semiconductors
Product specification
2.5V/3.3V 16-bit bus transceiver/register
(3-State)
74ALVT16652
LOGIC DIAGRAM
nOEBA
nOEAB
nCPBA
nSBA
nCPAB
nSAB
1of 8 Channels
1D
C1
Q
nA0
nB0
1D
C1
Q
nA1
nA2
nA3
nB1
nB2
nB3
nB4
nB5
nB6
nB7
nA4
nA5
nA6
nA7
DETAIL A X 7
SH00065
FUNCTION TABLE
INPUTS
nCPAB
DATA I/O
OPERATING MODE
nOEAB
nOEBA
nCPBA
nSAB nSBA
nAx
nBx
Input
L
L
H
H
H or L
↑
H or L
↑
X
X
X
X
Isolation
Store A and B data
Input
X
H
H
H
↑
↑
H or L
↑
X
**
X
X
Unspecified
output*
Store A, Hold B
Store A in both registers
Input
L
L
X
L
H or L
↑
↑
↑
X
X
X
**
Unspecified
output*
Hold A, Store B
Store B in both registers
Input
Input
L
L
L
L
X
X
X
X
X
L
H
Real time B data to A bus
Stored B data to A bus
Output
Input
H or L
H
H
H
H
X
X
X
L
H
X
X
Real time A data to B bus
Store A data to B bus
Output
Output
H or L
Stored A data to B bus
Stored B data to A bus
H
L
H or L
H or L
H
H
Output
H = High voltage level
L
X
↑
*
=
=
=
Low voltage level
Don’t care
Low-to-High clock transition
The data output function may be enabled or disabled by various signals at the nOEBA and nOEAB inputs. Data input functions are
always enabled, i.e., data at the bus pins will be stored on every Low-to-High transition of the clock.
If both Select controls (nSAB and nSBA) are Low, then clocks can occur simultaneously. If either Select control is High, the clocks must
be staggered in order to load both registers.
**
4
1998 Feb 13
Philips Semiconductors
Product specification
2.5V/3.3V 16-bit bus transceiver/register
(3-State)
74ALVT16652
The following examples demonstrate the four fundamental
bus-management functions that can be performed with the
74ALVT16652. The select pins determine whether data is stored or
transferred through the device in real time. The output enable pins
determine the direction of the data flow.
REAL TIME BUS TRANSFER
BUS B TO BUS A
REAL TIME BUS TRANSFER
BUS A TO BUS B
STORAGE FROM
A, B, OR A AND B
A
B
A
B
A
B
nOEAB nOEBA nCPAB nCPBA nSAB nSBA
nOEAB nOEBA nCPAB nCPBA nSAB nSBA
nOEAB nOEBA nCPAB nCPBA nSAB nSBA
L
L
X
X
X
L
H
H
X
X
L
X
X
L
L
H
X
H
↑
X
↑
X
↑
X
X
X
X
X
X
↑
TRANSFER STORED DATA
TO A OR B
A
B
nOEAB nOEBA nCPAB nCPBA nSAB nSBA
H | L H | L
H
L
H
H
SH00066
5
1998 Feb 13
Philips Semiconductors
Product specification
2.5V/3.3V 16-bit bus transceiver/register
(3-State)
74ALVT16652
1, 2
ABSOLUTE MAXIMUM RATINGS
SYMBOL
PARAMETER
CONDITIONS
RATING
UNIT
V
V
CC
I
IK
DC supply voltage
–0.5 to +4.6
–50
DC input diode current
V < 0
I
mA
V
3
V
I
DC input voltage
–0.5 to +7.0
–50
I
DC output diode current
V
O
< 0
mA
V
OK
3
V
OUT
DC output voltage
Output in Off or High state
Output in Low state
–0.5 to +7.0
128
I
DC output current
mA
OUT
Output in High state
–64
T
stg
Storage temperature range
–65 to +150
°C
NOTES:
1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the
device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to
absolute-maximum-rated conditions for extended periods may affect device reliability.
2. The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction
temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150°C.
3. The input and output negative voltage ratings may be exceeded if the input and output clamp current ratings are observed.
RECOMMENDED OPERATING CONDITIONS
2.5V RANGE LIMITS 3.3V RANGE LIMITS
SYMBOL
PARAMETER
UNIT
MIN
2.3
0
MAX
2.7
MIN
3.0
0
MAX
3.6
V
DC supply voltage
Input voltage
V
V
CC
V
5.5
5.5
I
V
High-level input voltage
Input voltage
1.7
2.0
V
IH
V
0.7
–8
8
0.8
–32
32
V
IL
I
High-level output current
Low-level output current
mA
OH
I
OL
mA
Low-level output current; current duty cycle ≤ 50%; f ≥ 1kHz
Input transition rise or fall rate; Outputs enabled
Operating free-air temperature range
24
10
+85
64
∆t/∆v
10
ns/V
T
amb
–40
–40
+85
°C
6
1998 Feb 13
Philips Semiconductors
Product specification
2.5V/3.3V 16-bit bus transceiver/register
(3-State)
74ALVT16652
DC ELECTRICAL CHARACTERISTICS (3.3V "0.3V RANGE)
GND = 0V; t = t = 2.5ns; C = 50pF; R = 500Ω; T
= –40°C to +85°C.
R
F
L
L
amb
LIMITS
SYMBOL
PARAMETER
TEST CONDITIONS
Temp = -40°C to +85°C
UNIT
1
MIN
TYP
MAX
V
Input clamp voltage
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
= 3.0V; I = –18mA
–0.85
–1.2
V
V
IK
CC
CC
CC
CC
CC
CC
CC
CC
CC
CC
CC
CC
CC
CC
CC
IK
= 3.0 to 3.6V; I = –100µA
V
CC
–0.2
V
CC
OH
V
OH
High-level output voltage
= 3.0V; I = –32mA
2.0
2.3
0.07
0.25
0.3
OH
= 3.0V; I = 100µA
0.2
0.4
0.5
0.55
0.55
±1
OL
= 3.0V; I = 16mA
OL
V
OL
Low–level output voltage
V
V
= 3.0V; I = 32mA
OL
= 3.0V; I = 64mA
0.4
OL
6
V
RST
Power-up output low voltage
= 3.6V; I = 1mA; V = V or GND
O I CC
= 3.6V; V = V or GND
0.1
0.1
I
CC
Control pins
I/O Data pins
= 0 or 3.6V; V = 5.5V
10
I
I
Input leakage current
= 3.6V; V = 5.5V
0.1
20
µA
I
I
4
= 3.6V; V = V
0.5
10
I
CC
= 3.6V; V = 0
0.1
-5
I
I
Off current
= 0V; V or V = 0 to 4.5V
0.1
±100
µA
µA
OFF
I
O
= 3V; V = 0.8V
75
130
–140
I
Bus Hold current
I
V
V
= 3V; V = 2.0V
–75
µA
µA
HOLD
CC
I
7
Data inputs
= 3.0V; V = 0V to 3.6V
±500
CC
I
Current into an output in the
I
V
= 5.5V; V = 3.0V
50
40
125
µA
µA
EX
O
CC
High state when V > V
O
CC
Power up/down 3-State output
V
CC
≤ 1.2V; V = 0.5V to V ; V = GND or V
O CC I CC
I
±100
PU/PD
3
current
OE/OE = Don’t care
I
I
V
V
V
V
= 3.6V; Outputs High, V = GND or V I 0
CC, O =
0.07
3.2
0.14
7
CCH
CC
CC
CC
CC
I
I
Quiescent supply current
= 3.6V; Outputs Low, V = GND or V I 0
CC, O =
mA
mA
CCL
I
5
= 3.6V; Outputs Disabled; V = GND or V
I 0
CC, O =
0.07
0.14
CCZ
I
Additional supply current per
= 3V to 3.6V; One input at V –0.6V,
CC
∆I
0.04
0.4
CC
2
input pin
Other inputs at V or GND
CC
NOTES:
1. All typical values are at V = 3.3V and T
= 25°C.
amb
CC
2. This is the increase in supply current for each input at the specified voltage level other than V or GND
CC
3. This parameter is valid for any V between 0V and 1.2V with a transition time of up to 10msec. From V = 1.2V to V = 3.3V ± 0.3V a
CC
CC
CC
transition time of 100µsec is permitted. This parameter is valid for T
= 25°C only.
amb
4. Unused pins at V or GND.
CC
5. I
is measured with outputs pulled up to V or pulled down to ground.
CCZ
CC
6. For valid test results, data must not be loaded into the flip-flops (or latches) after applying power.
7. This is the bus hold overdrive current required to force the input to the opposite logic state.
7
1998 Feb 13
Philips Semiconductors
Product specification
2.5V/3.3V 16-bit bus transceiver/register
(3-State)
74ALVT16652
AC CHARACTERISTICS (3.3V "0.3V RANGE)
GND = 0V; t = t = 2.5ns; C = 50pF; R = 500Ω; T
= –40°C to +85°C.
R
F
L
L
amb
LIMITS
SYMBOL
PARAMETER
WAVEFORM
V
CC
= 3.3V ± 0.3V
UNIT
1
MIN
TYP
MAX
f
Maximum clock frequency
1
1
150
300
MHz
MAX
t
t
Propagation delay
nCPAB to nBx or nCPBA to nAx
1.0
1.0
2.4
2.1
3.6
ns
PLH
PHL
3.2
t
t
Propagation delay
nAx to nBx or nBx to nAx
0.5
0.5
1.5
1.6
2.5
ns
PLH
PHL
2
3
2.7
t
t
Propagation delay
nSAB to nBx or nSBA to nAx
0.5
0.5
2.4
2.1
3.9
ns
PLH
PHL
3.9
t
t
t
t
Output enable time
nOEBA to nAx
5
6
0.5
0.5
2.3
1.5
3.6
ns
PZH
t
2.5
PZL
Output disable time
nOEBA to nAx
5
6
1.5
1.0
3.4
2.6
5.0
ns
PHZ
t
3.8
PLZ
Output enable time
nOEAB to nBx
5
6
0.5
0.5
2.4
1.7
3.6
ns
PZH
t
2.6
PZL
Output disable time
nOEAB to nBx
5
6
1.5
1.5
3.8
3.1
5.8
ns
PHZ
PLZ
t
4.5
NOTE:
1. All typical values are at V = 3.3V and T
= 25°C.
amb
CC
AC SETUP REQUIREMENTS (3.3V "0.3V RANGE)
GND = 0V, t = 2.5ns, t = 2.5ns, C = 50pF, R = 500Ω, T
= –40 °C to +85 °C
R
F
L
L
amb
LIMITS
= 3.3V ±0.3V
SYMBOL
PARAMETER
WAVEFORM
V
CC
UNIT
MIN
TYP
t (H)
t (L)
s
Setup time
nAx to nCPAB, nBx to nCPBA
1.6
1.6
0.8
0.6
s
4
4
1
ns
ns
ns
t (H)
Hold time
nAx to nCPAB, nBx to nCPBA
0.5
0
–0.5
–0.8
h
t (L)
h
t (H)
Pulse width, High or Low
nCPAB or nCPBA
1.5
1.5
w
t (L)
w
8
1998 Feb 13
Philips Semiconductors
Product specification
2.5V/3.3V 16-bit bus transceiver/register
(3-State)
74ALVT16652
DC ELECTRICAL CHARACTERISTICS (2.5V "0.2V RANGE)
GND = 0V; t = t = 2.5ns; C = 50pF; R = 500Ω; T
= –40°C to +85°C.
R
F
L
L
amb
LIMITS
SYMBOL
PARAMETER
TEST CONDITIONS
Temp = -40°C to +85°C
UNIT
1
MIN
TYP
MAX
V
Input clamp voltage
V
CC
V
CC
V
CC
V
CC
V
CC
V
CC
V
CC
V
CC
V
CC
V
CC
V
CC
V
CC
V
CC
V
CC
V
CC
= 2.3V; I = –18mA
–0.85
–1.2
V
V
IK
IK
= 2.3 to 3.6V; I = –100µA
V
–0.2
V
CC
OH
CC
V
OH
High-level output voltage
= 2.3V; I = –8mA
1.8
2.1
0.07
0.3
OH
= 2.3V; I = 100µA
0.2
0.5
0.4
0.55
±1
OL
V
OL
Low-level output voltage
= 2.3V; I = 24mA
V
V
OL
= 2.3V; I = 8mA
OL
7
V
RST
Power-up output low voltage
= 2.7V; I = 1mA; V = V or GND
O I CC
= 2.7V; V = GND
0.1
0.1
0.1
0.1
0.1
0.1
90
I
Control pins
I/O Data pins
= 0 or 2.7V; V = 5.5V
10
I
I
Input leakage current
= 2.7V; V = 5.5V
20
µA
I
I
4
= 2.7V; V = V
10
I
CC
= 2.7V; V = 0
-5
I
I
Off current
= 0V; V or V = 0 to 4.5V
"100
µA
µA
µA
OFF
I
O
Bus Hold current
= 2.3V; V = 0.7V
I
I
HOLD
6
A or B inputs
= 2.3V; V = 1.7V
–10
I
Current into an output in the
I
V
V
= 5.5V; V = 2.3V
50
40
125
100
µA
µA
EX
O
CC
High state when V > V
O
CC
Power up/down 3-State output
≤ 1.2V; V = 0.5V to V ; V = GND or V
O CC I CC
CC
I
PU/PD
3
current
OE/OE = Don’t care
I
I
V
V
V
V
= 2.7V; Outputs High, V = GND or V I 0
CC, O =
0.04
2.5
0.1
4.5
0.1
CCH
CC
CC
CC
CC
I
I
Quiescent supply current
= 2.7V; Outputs Low, V = GND or V I 0
CC, O =
mA
mA
CCL
I
5
= 2.7V; Outputs Disabled; V = GND or V
I 0
CC, O =
0.04
CCZ
I
Additional supply current per
= 2.3V to 2.7V; One input at V –0.6V,
CC
∆I
0.01
0.4
CC
2
input pin
Other inputs at V or GND
CC
NOTES:
1. All typical values are at V = 2.5V and T
= 25°C.
amb
CC
2. This is the increase in supply current for each input at the specified voltage level other than V or GND
CC
3. This parameter is valid for any V between 0V and 1.2V with a transition time of up to 10msec. From V = 1.2V to V = 2.5V ± 0.2V a
CC
CC
CC
transition time of 100µsec is permitted. This parameter is valid for T
= 25°C only.
amb
4. Unused pins at V or GND.
CC
5. I
is measured with outputs pulled up to V or pulled down to ground.
CCZ
CC
6. Not guaranteed.
7. For valid test results, data must not be loaded into the flip-flops (or latches) after applying power.
9
1998 Feb 13
Philips Semiconductors
Product specification
2.5V/3.3V 16-bit bus transceiver/register
(3-State)
74ALVT16652
AC CHARACTERISTICS (2.5V "0.2V RANGE)
GND = 0V; t = t = 2.5ns; C = 50pF; R = 500Ω; T
= –40°C to +85°C.
R
F
L
L
amb
LIMITS
SYMBOL
PARAMETER
WAVEFORM
V
CC
= 2.5V ± 0.2V
UNIT
1
MIN
TYP
MAX
f
Maximum clock frequency
1
1
150
200
MHz
MAX
t
t
Propagation delay
nCPAB to nBx or nCPBA to nAx
1.0
1.0
3.0
2.7
4.9
ns
PLH
PHL
4.2
t
t
Propagation delay
nAx to nBx or nBx to nAx
0.5
0.5
2.0
2.1
3.2
ns
PLH
PHL
2
3
3.5
t
t
Propagation delay
nSAB to nBx or nSBA to nAx
1.5
1.5
3.4
3.2
5.2
ns
PLH
PHL
5.8
t
t
t
t
Output enable time
nOEBA to nAx
5
6
1.5
0.5
3.2
2.0
4.7
ns
PZH
t
3.2
PZL
Output disable time
nOEBA to nAx
5
6
1.5
1.8
3.2
2.3
4.8
ns
PHZ
t
3.5
PLZ
Output enable time
nOEAB to nBx
5
6
1.5
1.0
3.3
2.5
4.9
ns
PZH
t
3.6
PZL
Output disable time
nOEAB to nBx
5
6
2.0
1.0
3.9
2.3
5.9
ns
PHZ
PLZ
t
6.0
NOTE:
1. All typical values are at V = 3.3V and T
= 25°C.
amb
CC
AC SETUP REQUIREMENTS (2.5V "0.2V RANGE)
GND = 0V, t = 2.5ns, t = 2.5ns, C = 50pF, R = 500Ω, T
= –40 °C to +85 °C
R
F
L
L
amb
LIMITS
= 2.5V ±0.2V
SYMBOL
PARAMETER
WAVEFORM
V
CC
UNIT
MIN
TYP
1
t (H)
t (L)
s
Setup time
1.8
2.0
0.9
1.0
s
4
4
1
ns
ns
ns
nAx to nCPAB, nBx to nCPBA
1
t (H)
Hold time
0.0
0.0
–1.0
–1.0
h
t (L)
h
nAx to nCPAB, nBx to nCPBA
t (H)
Pulse width, High or Low
nCPAB or nCPBA
1.5
1.5
w
t (L)
w
NOTE:
1. This data sheet limit may vary among suppliers.
AC WAVEFORMS
V
M
V
X
V
Y
= 1.5V at V w 3.0V; V = V /2 at V v 2.7V
CC
M
CC
CC
= V + 0.3V at V w 3.0V; V = V + 0.15V at V v 2.7V
OL
CC
X
OL
CC
= V – 0.3V at V w 3.0V; V = V – 0.15V at V v 2.7V
OH
CC
Y
OH
CC
1/f
MAX
3.0V or V
whichever
is less
3.0V or V
0V
CC
CC
nAx or nBx
nBx or nAx
V
V
M
nCPBA or
nCPAB
M
V
V
V
M
M
M
0V
t
t
PLH
PHL
t
w
(H)
t (L)
w
V
V
OH
OL
t
t
PLH
PHL
V
V
V
OH
M
M
nAx or nBx
V
V
M
M
V
OL
SH00030
SH00048
Waveform 1. Propagation Delay, Clock Input to Output, Clock
Pulse Width, and Maximum Clock Frequency
Waveform 2. Propagation Delay, nAx to nBx or nBx to nAx
10
1998 Feb 13
Philips Semiconductors
Product specification
2.5V/3.3V 16-bit bus transceiver/register
(3-State)
74ALVT16652
3.0V or V
CC
whichever
is less
3.0V or V
0V
CC
nOEBA
nOEAB
V
V
M
M
t
nSBA or
nSAB
V
V
M
M
0V
t
PZH
PHZ
t
t
PHL
PLH
V
OH
V
V
OH
OL
V
V
Y
M
nAx or nBx
V
V
M
M
nAx or nBx
0V
SH00050
SH00032
Waveform 5. 3-State Output Enable Time to High Level and
Output Disable Time from High Level
Waveform 3. Propagation Delay, SBA to nAx or SAB to nBx
3.0V
or
3.0V
nOEBA
nOEAB
or
V
V
CC
V
V
M
CC
M
nAx or
nBx
V
V
V
V
M
M
M
M
0V
t
t
PLZ
0V
PZL
t (H)
s
t (L)
s
t (H)
h
t (L)
h
3.0V
or
nAx or
nBx
3.0V
or
V
CC
V
M
V
V
nCPBA or
nCPAB
X
V
CC
V
M
0V
OL
V
M
t
(L)
W
0V
SH00051
NOTE: The shaded areas indicate when the input is permitted
to change for predictable output performance.
Waveform 6. 3-State Output Enable Time to Low Level and
Output Disable Time from Low Level
SH00049
Waveform 4. Data Setup and Hold Times
TEST CIRCUIT AND WAVEFORMS
6.0V or V x 2
CC
V
V
t
W
IN
CC
90%
90%
Open
NEGATIVE
PULSE
V
V
M
M
10%
GND
10%
90%
V
V
OUT
IN
R
R
L
0V
PULSE
GENERATOR
D.U.T.
t
t
(t
(t
)
t
TLH
(t
)
THL
F
R
R
T
)
t
(t
)
C
L
TLH
R
THL
F
V
L
IN
90%
M
POSITIVE
PULSE
V
V
M
Test Circuit for 3-State Outputs
10%
10%
t
W
0V
SWITCH POSITION
TEST
SWITCH
6V or V
Open
t
t
PLZ/ PZL
CC x 2
t
t
PLH/ PHL
t
/t
GND
PHZ PZH
INPUT PULSE REQUIREMENTS
FAMILY
DEFINITIONS
Amplitude
3.0V or V
whichever
is less
Rep. Rate
t
t
t
F
W
R
R = Load resistor; see AC CHARACTERISTICS for value.
L
CC
C = Load capacitance includes jig and probe capacitance:
L
74ALVT16
v10MHz
500ns v2.5ns v2.5ns
See AC CHARACTERISTICS for value.
R = Termination resistance should be equal to Z
T
of
OUT
pulse generators.
SW00025
11
1998 Feb 13
Philips Semiconductors
Product specification
2.5V/3.3V 16-bit bus transceiver/register (3-State)
74ALVT16652
SSOP56: plastic shrink small outline package; 56 leads; body width 7.5 mm
SOT371-1
12
1998 Feb 13
Philips Semiconductors
Product specification
2.5V/3.3V 16-bit bus transceiver/register (3-State)
74ALVT16652
TSSOP56: plastic thin shrink small outline package; 56 leads; body width 6.1mm
SOT364-1
13
1998 Feb 13
Philips Semiconductors
Product specification
2.5V/3.3V 16-bit bus transceiver/register (3-State)
74ALVT16652
Data sheet status
[1]
Data sheet
status
Product
status
Definition
Objective
specification
Development
This data sheet contains the design target or goal specifications for product development.
Specification may change in any manner without notice.
Preliminary
specification
Qualification
This data sheet contains preliminary data, and supplementary data will be published at a later date.
Philips Semiconductors reserves the right to make chages at any time without notice in order to
improve design and supply the best possible product.
Product
specification
Production
This data sheet contains final specifications. Philips Semiconductors reserves the right to make
changes at any time without notice in order to improve design and supply the best possible product.
[1] Please consult the most recently issued datasheet before initiating or completing a design.
Definitions
Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For
detailed information see the relevant data sheet or data handbook.
Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one
or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or
at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended
periods may affect device reliability.
Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips
Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or
modification.
Disclaimers
Life support — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can
reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications
do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.
Righttomakechanges—PhilipsSemiconductorsreservestherighttomakechanges, withoutnotice, intheproducts, includingcircuits,standard
cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no
responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these
products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless
otherwise specified.
Philips Semiconductors
811 East Arques Avenue
P.O. Box 3409
Copyright Philips Electronics North America Corporation 1998
All rights reserved. Printed in U.S.A.
Sunnyvale, California 94088–3409
Telephone 800-234-7381
print code
Date of release: 05-96
9397-750-03573
Document order number:
Philips
Semiconductors
相关型号：
935210040512
ALVT SERIES, DUAL 10-BIT DRIVER, TRUE OUTPUT, PDSO56, 7.50 MM, PLASTIC, MO-118, SOT-371-1, SSOP-56
NXP
935210040518
ALVT SERIES, DUAL 10-BIT DRIVER, TRUE OUTPUT, PDSO56, 7.50 MM, PLASTIC, MO-118, SOT-371-1, SSOP-56
NXP
935210050118
ALVT SERIES, DUAL 10-BIT DRIVER, TRUE OUTPUT, PDSO56, 6.10 MM, PLASTIC, MO-153, SOT-364-1, TSSOP-56
NXP
935210050518
ALVT SERIES, DUAL 10-BIT DRIVER, TRUE OUTPUT, PDSO56, 6.10 MM, PLASTIC, MO-153, SOT-364-1, TSSOP-56
NXP
935210070118
ALVT SERIES, DUAL 10-BIT DRIVER, TRUE OUTPUT, PDSO56, 6.10 MM, PLASTIC, SOT364-1, TSSOP2-56
NXP
935210080118
LVT SERIES, DUAL 4-BIT DRIVER, TRUE OUTPUT, PDSO20, 7.50 MM, PLASTIC, MS-013, SOT-163-1, SOP-20
NXP
935210090118
LVT SERIES, DUAL 4-BIT DRIVER, TRUE OUTPUT, PDSO20, 5.30 MM, PLASTIC, MO-150, SOT-339-1, SSOP-20
NXP
935210110112
LVT SERIES, DUAL 4-BIT DRIVER, TRUE OUTPUT, PDSO20, 4.40 MM, PLASTIC, MO-153, SOT-360-1, TSSOP-20
NXP
935210340112
LVC/LCX/Z SERIES, DUAL 4-BIT DRIVER, TRUE OUTPUT, PDSO20, 5.30 MM, PLASTIC, MO-150, SOT339-1, SSOP-20
NXP
935210340118
LVC/LCX/Z SERIES, DUAL 4-BIT DRIVER, TRUE OUTPUT, PDSO20, 5.30 MM, PLASTIC, MO-150, SOT339-1, SSOP-20
NXP
935210400112
LVC/LCX/Z SERIES, DUAL 4-BIT DRIVER, TRUE OUTPUT, PDSO20, 7.50 MM, PLASTIC, MS-013, SOT163-1, SOP-20
NXP
©2020 ICPDF网 联系我们和版权申明