935269192118 [NXP]
IC 8 I/O, PIA-GENERAL PURPOSE, PDSO16, 7.50 MM, PLASTIC, MS-013, SOT-162-1, SO-16, Parallel IO Port;型号: | 935269192118 |
厂家: | NXP |
描述: | IC 8 I/O, PIA-GENERAL PURPOSE, PDSO16, 7.50 MM, PLASTIC, MS-013, SOT-162-1, SO-16, Parallel IO Port 光电二极管 外围集成电路 |
文件: | 总15页 (文件大小:140K) |
中文: | 中文翻译 | 下载: | 下载PDF数据表文档文件 |
INTEGRATED CIRCUITS
PCA9554/PCA9554A
8-bit I2C and SMBus I/O port with interrupt
Product data
2002 Jul 26
Supersedes data of 2002 May 13
Philips
Semiconductors
Philips Semiconductors
Product data
8-bit I2C and SMBus I/O port with interrupt
PCA9554/PCA9554A
DESCRIPTION
The PCA9554 and PCA9554A are 16-pin CMOS devices that
provide 8 bits of General Purpose parallel Input/Output (GPIO)
2
expansion for I C/SMBus applications and were developed to
enhance the Philips family of I@C I/O expanders. The improvements
include higher drive capability, 5V I/O tolerance, lower supply
current, individual I/O configuration, 400 kHz clock frequency, and
smaller packaging. I/O expanders provide a simple solution when
additional I/O is needed for ACPI power switches, sensors,
pushbuttons, LEDs, fans, etc..
FEATURES
• Operating power supply voltage range of 2.3 to 5.5 V
• 5 V tolerant I/Os
• Polarity inversion register
• Active low interrupt output
• Low stand-by current
• Noise filter on SCL/SDA inputs
• No glitch on power-up
The PCA9554/54A consist of an 8-bit Configuration register (Input or
Output selection); 8-bit Input register, 8-bit Output register and an
8-bit Polarity inversion register (Active high or Active low operation).
The system master can enable the I/Os as either inputs or outputs
by writing to the I/O configuration bits. The data for each Input or
Output is kept in the corresponding Input or Output register. The
polarity of the read register can be inverted with the Polarity
Inversion Register. All registers can be read by the system master.
2
Although pin to pin and I C address compatible with the PCF8574
series, software changes are required due to the enhancements and
are discussed in Application Note AN469.
• Internal power-on reset
• 8 I/O pins which default to 8 inputs
• 0 to 400 kHz clock frequency
The PCA9554/54A open-drain interrupt output is activated when any
input state differs from its corresponding input port register state and
is used to indicate to the system master that an input state has
changed. The power-on reset sets the registers to their default
values and initializes the device state machine.
• ESD protection exceeds 2000 V HBM per JESD22-A114,
200 V MM per JESD22-A115 and 1000 V CDM per JESD22-C101
2
Three hardware pins (A0, A1, A2) vary the fixed I C address and
2
• Latch-up testing is done to JESDEC Standard JESD78 which
allow up to eight devices to share the same I C/SMBus. The
PCA9554A is identical to the PCA9554 except that the fixed I C
2
exceeds 100 mA
address is different allowing up to sixteen of these devices (eight of
each) on the same I C/SMBus.
• Four packages offered: SO16, SSOP16, TSSOP16, and
2
HVQFN16
ORDERING INFORMATION
TEMPERATURE
PACKAGES
ORDER CODE
TOPSIDE MARK
DRAWING NUMBER
RANGE
16-Pin Plastic SO (wide)
16-Pin Plastic SSOP
16-Pin Plastic TSSOP
16-Pin Plastic HVQFN
16-Pin Plastic SO (wide)
16-Pin Plastic SSOP
16-Pin Plastic TSSOP
16-Pin Plastic HVQFN
–40 to +85 °C
–40 to +85 °C
–40 to +85 °C
–40 to +85 °C
–40 to +85 °C
–40 to +85 °C
–40 to +85 °C
–40 to +85 °C
PCA9554D
PCA9554DB
PCA9554PW
PCA9554BS
PCA9554AD
PCA9554ADB
PCA9554APW
PCA9554ABS
PCA9554D
9554DB
9554DH
9554
SOT162-1
SOT338-1
SOT403-1
SOT629-1
SOT162-1
SOT338-1
SOT403-1
SOT629-1
PCA9554AD
9554A
9554ADH
554A
Standard packing quantities and other packaging data are available at www.philipslogic.com/packaging.
2
I C is a trademark of Philips Semiconductors Corporation.
SMBus as specified by the Smart Battery System Implementers Forum is a derivative of the Philips I C patent.
2
2
2002 Jul 26
853-2243 28672
Philips Semiconductors
Product data
8-bit I2C and SMBus I/O port with interrupt
PCA9554/PCA9554A
PIN CONFIGURATION — SO, SSOP, TSSOP
PIN CONFIGURATION — HVQFN
A1
A0
V
SDA
DD
V
1
2
3
4
5
6
7
8
16
DD
A0
A1
15 SDA
SCL
12
A2
1
2
3
4
SCL
14
A2
I/O0
INT
11
10
9
INT
13
I/O0
I/O7
I/O6
I/O1
12
11
10
9
I/O1
I/O2
I/O7
I/O6
I/O2
I/O3
I/O5
I/O4
V
SS
I/O3
V
I/O4
I/O5
SS
su01410
TOP VIEW
su01670
Figure 1. Pin configuration — SO, SSOP, TSSOP
Figure 2. Pin Configuration — HVQFN
PIN DESCRIPTION
SO. SSOP,
TSSOP PIN
NUMBER
HVQFN
PIN
NUMBER
SYMBOL
FUNCTION
Address input 0
1
2
15
16
1
A0
A1
Address input 1
Address input 2
I/O0 to I/O3
3
A2
4–7
8
2–5
6
I/O0–3
V
SS
Supply ground
I/O4 to I/O7
9
7–10
11
I/O4–7
INT
13
14
15
16
Interrupt output (open drain)
Serial clock line
12
13
14
SCL
SDA
Serial data line
V
DD
Supply voltage
BLOCK DIAGRAM
A0
A1
A2
I/O0
I/O1
I/O2
I/O3
SCL
SDA
INPUT
FILTER
INPUT/
OUTPUT
PORTS
8-BIT
2
I C/SMBUS
CONTROL
I/O4
I/O5
WRITE pulse
READ pulse
I/O6
I/O7
V
DD
V
CC
POWER-ON
RESET
LP
FILTER
V
SS
INT
NOTE: ALL I/Os ARE SET TO INPUTS AT RESET
SU01411
Figure 3. Block diagram
3
2002 Jul 26
Philips Semiconductors
Product data
8-bit I2C and SMBus I/O port with interrupt
PCA9554/PCA9554A
REGISTERS
Command Byte
Register 2 – Polarity Inversion Register
Command
Protocol
Function
bit
N7
0
N6
0
N5
0
N4
0
N3
0
N2
0
N1
0
N0
0
default
0
1
2
3
Read byte
Input port register
Output port register
Polarity inversion register
Configuration register
Read/write byte
Read/write byte
Read/write byte
This register allows the user to invert the polarity of the Input Port
Register data. If a bit in this register is set (written with ‘1’), the
corresponding Input Port data is inverted. If a bit in this register is
cleared (written with a ‘0’), the Input Port data polarity is retained.
The command byte is the first byte to follow the address byte during
a write transmission. It is used as a pointer to determine which of the
following registers will be written or read.
Register 3 – Configuration Register
bit
C7
1
C6
1
C5
1
C4
1
C3
1
C2
1
C1
1
C0
1
default
Register 0 – Input Port Register
This register configures the directions of the I/O pins. If a bit in this
register is set, the corresponding port pin is enabled as an input with
high impedance output driver. If a bit in this register is cleared, the
corresponding port pin is enabled as an output. At reset, the I/Os are
bit
I7
1
I6
1
I5
1
I4
1
I3
1
I2
1
I1
1
I0
1
default
This register is a read only port. It reflects the incoming logic levels
of the pins, regardless of whether the pin is defined as an input or an
output by Register 3. Writes to this register have no effect.
configured as inputs with a weak pull-up to V
.
DD
Power-on Reset
When power is applied to V , an internal power-on reset holds the
DD
Register 1 – Output Port Register
PCA9554 in a reset state until V has reached V
. At that point,
DD
POR
the reset condition is released and the PCA9554 registers and state
machine will initialize to their default states.
bit
O7
1
O6
1
O5
1
O4
1
O3
1
O2
1
O1
1
O0
1
default
Interrupt Output
This register reflects the outgoing logic levels of the pins defined as
outputs by Register 3. Bit values in this register have no effect on
pins defined as inputs. Reads from this register return the value that
is in the flip-flop controlling the output selection, NOT the actual pin
value.
The open-drain interrupt output is activated when one of the port
pins change state and the pin is configured as an input. The
interrupt is deactivated when the input returns to its previous state or
the input port register is read.
Note that changing an I/O from an output to an input may cause a
false interrupt to occur if the state of the pin does not match the
contents of the input port register.
4
2002 Jul 26
Philips Semiconductors
Product data
8-bit I2C and SMBus I/O port with interrupt
PCA9554/PCA9554A
SIMPLIFIED SCHEMATIC OF I/O0 TO I/O7
DATA FROM
SHIFT REGISTER
OUTPUT PORT
REGISTER DATA
CONFIGURATION
REGISTER
V
DD
DATA FROM
SHIFT REGISTER
Q
D
Q1
FF
100 kΩ
WRITE
CONFIGURATION
PULSE
D
C
Q
Q
Q
C
K
FF
I/O0 TO I/O7
WRITE PULSE
K
Q2
OUTPUT
PORT
REGISTER
V
SS
INPUT PORT
REGISTER
INPUT PORT
REGISTER DATA
D
Q
FF
READ PULSE
Q
C
K
TO INT
DATA FROM
SHIFT REGISTER
POLARITY
REGISTER DATA
D
Q
Q
FF
WRITE
POLARITY
PULSE
C
K
POLARITY
INVERSION
REGISTER
SU01472
NOTE: At Power-on Reset, all registers return to default values.
Figure 4. Simplified schematic of I/O0 to I/O7
I/O port
When an I/O is configured as an input, FETs Q1 and Q2 are off,
creating a high impedance input with a weak pull-up (100 kΩ typ.) to
V
DD
. The input voltage may be raised above V to a maximum of
DD
5.5 V.
If the I/O is configured as an output, then either Q1 or Q2 is enabled,
depending on the state of the output port register. Care should be
exercised if an external voltage is applied to an I/O configured as an
output because of the low impedance paths that exist between the
pin and either V or V
.
SS
DD
5
2002 Jul 26
Philips Semiconductors
Product data
8-bit I2C and SMBus I/O port with interrupt
PCA9554/PCA9554A
Device address
SLAVE ADDRESS
slave address
0
1
0
0
A2 A1 A0 R/W
0
1
1
1
A2 A1 A0 R/W
programmable
FIXED
HARDWARE SELECTABLE
fixed
su01418
su01669
Figure 5. PCA9554 address
Figure 6. PCA9554A address
Bus transactions
Data is transmitted to the PCA9554/PCA9554A registers using the write mode as shown in Figures 7 and 8. Data is read from the
PCA9554/PCA9554A registers using the read mode as shown in Figures 9 and 10. These devices do not implement an auto-increment function
so once a command byte has been sent, the register which was addressed will continue to be accessed by reads until a new command byte
has been sent.
1
2
3
4
5
6
7
8
9
SCL
SDA
command byte
slave address
data to port
DATA 1
0
1
0
0
A2 A1 A0
S
0
A
0
0
0
0
0
0
0
1
A
A
P
start condition
R/W acknowledge
from slave
acknowledge
from slave
acknowledge
from slave
WRITE TO
PORT
DATA OUT
FROM PORT
DATA 1 VALID
t
pv
su01421
Figure 7. WRITE to output port register
1
2
3
4
5
6
7
8
0
9
SCL
SDA
command byte
slave address
data to register
DATA
0
1
0
0
A2 A1 A0
P
S
A
A
A
0
0
0
0
0
0
1
1/0
start condition
R/W acknowledge
from slave
acknowledge
from slave
acknowledge
from slave
DATA TO
REGISTER
su01422
Figure 8. WRITE to configuration or polarity inversion registers
6
2002 Jul 26
Philips Semiconductors
Product data
8-bit I2C and SMBus I/O port with interrupt
PCA9554/PCA9554A
acknowledge
from slave
acknowledge
from slave
acknowledge
from slave
acknowledge
from master
slave address
slave address
data from register
0
A2 A1
0
A2 A1
A0
0
1
0
A0
0
1
0
1
COMMAND BYTE
DATA
S
0
A
A
S
A
A
first byte
R/W
R/W
at this moment master-transmitter
becomes master-receiver and
slave-receiver becomes
slave-transmitter
no acknowledge
from master
data from register
NA
P
DATA
last byte
su01424
Figure 9. READ from register
1
2
3
4
5
6
7
8
1
9
SCL
SDA
slave address
data from port
data from port
DATA 1
A
DATA 4
0
1
0
0
A2 A1 A0
S
A
NA
P
start condition
R/W acknowledge
from slave
acknowledge
from master
no acknowledge
from master
stop
condition
READ FROM
PORT
DATA INTO
PORT
DATA 2
DATA 3
DATA 4
t
ph
t
ps
INT
t
iv
t
ir
su01465
NOTES:
1. This figure assumes the command byte has previously been programmed with 00h.
2. Transfer of data can be stopped at any moment by a stop condition.
Figure 10. READ input port register
7
2002 Jul 26
Philips Semiconductors
Product data
8-bit I2C and SMBus I/O port with interrupt
PCA9554/PCA9554A
ABSOLUTE MAXIMUM RATINGS
In accordance with the Absolute Maximum Rating System (IEC 134)
SYMBOL
PARAMETER
CONDITIONS
MIN
–0.5
—
MAX
6.0
UNIT
V
V
DD
Supply voltage
I
I
DC input current
±20
5.5
mA
V
V
DC voltage on an I/O
DC output current on an I/O
Supply current
V
– 0.5
I/O
I/O
DD
SS
I
—
—
±50
85
mA
mA
mA
mW
°C
I
I
SS
Supply current
—
100
200
+150
+85
P
tot
Total power dissipation
Storage temperature range
Operating ambient temperature
—
T
stg
–65
–40
T
amb
°C
8
2002 Jul 26
Philips Semiconductors
Product data
8-bit I2C and SMBus I/O port with interrupt
PCA9554/PCA9554A
HANDLING
Inputs and outputs are protected against electrostatic discharge in normal handling. However, to be totally safe, it is desirable to take
precautions appropriate to handling MOS devices. Advice can be found in Data Handbook IC24 under ”Handling MOS devices”.
DC CHARACTERISTICS
V
= 2.3 to 5.5 V; V = 0 V; T
= –40 to +85 °C; unless otherwise specified.
DD
SS
amb
SYMBOL
PARAMETER
CONDITIONS
MIN
TYP
MAX
UNIT
Supplies
V
Supply voltage
Supply current
2.3
—
—
5.5
V
DD
Operating mode; V = 5.5 V; no load;
DD
I
104
175
µA
DD
f
= 100 kHz
SCL
Standby mode; V = 5.5 V; no load;
DD
I
Standby current
—
550
700
µA
stbl
V = V ; f
= 0 kHz; I/O = inputs
I
SS SCL
Standby mode; V = 5.5 V; no load;
DD
I
Standby current
—
—
0.25
1.5
1
µA
stbh
V = V ; f
= 0 kHz; I/O = inputs
I
DD SCL
V
Power-on reset voltage
No load; V = V or V
1.65
V
POR
I
DD
SS
input SCL; input/output SDA
V
LOW level input voltage
HIGH level input voltage
LOW level output current
Leakage current
–0.5
—
—
—
—
6
0.3 V
V
V
IL
IH
DD
V
0.7 V
3
5.5
—
DD
I
OL
V
= 0.4V
mA
µA
pF
OL
I
L
V = V = V
I
–1
+1
10
DD
SS
C
Input capacitance
V = V
I
—
I
SS
I/Os
V
LOW level input voltage
HIGH level input voltage
–0.5
2.0
8
—
—
10
13
17
24
14
19
—
—
—
—
—
—
—
—
3.7
3.7
0.8
5.5
—
—
—
—
—
—
—
—
—
—
—
—
1
V
V
IL
V
IH
V
V
V
V
V
V
= 0.5 V; V = 2.3 V; Note 1
mA
mA
mA
mA
mA
mA
V
OL
OL
OL
OL
OL
OL
OH
OH
OH
OH
OH
OH
DD
= 0.7 V; V = 2.3 V; Note 1
10
8
DD
= 0.5 V; V = 4.5 V; Note 1
DD
I
OL
LOW level output current
= 0.7 V; V = 4.5 V; Note 1
10
8
DD
= 0.5 V; V = 3.0 V; Note 1
DD
= 0.7 V; V = 3.0 V; Note 1
10
1.8
1.7
2.6
2.5
4.1
4.0
—
DD
I
I
I
I
I
I
= –8 mA; V = 2.3 V; Note 2
DD
= –10 mA; V = 2.3 V; Note 2
V
DD
= –8 mA; V = 3.0 V; Note 2
V
DD
V
I
HIGH level output voltage
OH
= –10 mA; V = 3.0 V; Note 2
V
DD
= –8 mA; V = 4.75 V; Note 2
V
DD
= –10 mA; V = 4.75 V; Note 2
V
DD
Input leakage current
Input leakage current
Input capacitance
V
= 3.6 V; V = V
µA
µA
pF
pF
IH
DD
DD
I
DD
SS
I
IL
V
= 5.5 V; V = V
—
–100
5
I
C
—
I
C
Output capacitance
—
5
O
Interrupt INT
I
OL
LOW level output current
V
OL
= 0.4 V
3
—
—
mA
Select Inputs A0, A1, A2
V
LOW level input voltage
HIGH level input voltage
Input leakage current
–0.5
2.0
–1
—
—
—
0.8
5.5
1
V
V
IL
IH
LI
V
I
µA
NOTES:
1. The total current sunk by all I/Os must be limited to 100 mA.
2. The total current sourced by all I/Os must be limited to 85 mA.
9
2002 Jul 26
Philips Semiconductors
Product data
8-bit I2C and SMBus I/O port with interrupt
PCA9554/PCA9554A
SDA
t
t
F
LOW
t
SU;DAT
t
R
t
F
t
R
t
t
BUF
HD;STA
t
SP
SCL
t
t
SU;STD
t
SU;STA
HD;STA
t
t
S
P
S
HD;DAT HIGH
S
R
SU01469
Figure 11. Definition of timing
AC SPECIFICATIONS
STANDARD MODE
FAST MODE
I C BUS
2
2
I C BUS
SYMBOL
PARAMETER
UNITS
MIN
MAX
100
—
MIN
MAX
f
Operating frequency
0
0
400
—
kHz
µs
µs
µs
µs
ns
µs
ns
ns
µs
µs
ns
ns
ns
SCL
t
Bus free time between STOP and START conditions
Hold time after (repeated) START condition
Repeated START condition setup time
Setup time for STOP condition
4.7
4.0
4.7
4.0
0
1.3
0.6
0.6
0.6
0
BUF
t
—
—
HD;STA
t
—
—
SU;STA
SU;STO
t
—
—
t
Data in hold time
—
—
HD;DAT
VD;ACK
2
t
Valid time for ACK condition
0.3
300
250
4.7
4.0
—
3.45
—
0.1
50
0.9
—
3
t
t
Data out valid time
VD;DAT
SU;DAT
Data setup time
—
100
1.3
0.6
—
t
Clock LOW period
Clock HIGH period
Clock/Data fall time
Clock/Data rise time
—
—
LOW
t
—
—
HIGH
1
1
t
F
300
1000
50
20 + 0.1 C
20 + 0.1 C
—
300
300
50
b
t
R
—
b
t
Pulse width of spikes that must be suppressed by the
input filters
—
SP
Port Timing
t
t
Output data valid
—
100
1
200
—
—
100
1
200
—
ns
ns
µs
PV
PS
PH
Input data setup time
Input data hold time
t
—
—
Interrupt Timing
t
Interrupt valid
Interrupt reset
—
—
4
4
—
—
4
4
µs
µs
IV
IR
t
NOTES:
1. C = total capacitance of one bus line in pF.
b
2. t
3. t
= time for Acknowledgement signal from SCL low to SDA (out) low.
= minimum time for SDA data out to be valid following SCL low.
VD;ACK
VD;DAT
10
2002 Jul 26
Philips Semiconductors
Product data
8-bit I2C and SMBus I/O port with interrupt
PCA9554/PCA9554A
SO16: plastic small outline package; 16 leads; body width 7.5 mm
SOT162-1
11
2002 Jul 26
Philips Semiconductors
Product data
8-bit I2C and SMBus I/O port with interrupt
PCA9554/PCA9554A
SSOP16: plastic shrink small outline package; 16 leads; body width 5.3 mm
SOT338-1
12
2002 Jul 26
Philips Semiconductors
Product data
8-bit I2C and SMBus I/O port with interrupt
PCA9554/PCA9554A
TSSOP16: plastic thin shrink small outline package; 16 leads; body width 4.4 mm
SOT403-1
13
2002 Jul 26
Philips Semiconductors
Product data
8-bit I2C and SMBus I/O port with interrupt
PCA9554/PCA9554A
HVQFN16: plastic heatsink very thin quad flat package; no leads; 16 terminals;
body 4 x 4 x 0.85 mm
SOT629-1
14
2002 Jul 26
Philips Semiconductors
Product data
8-bit I2C and SMBus I/O port with interrupt
PCA9554/PCA9554A
2
2
Purchase of Philips I C components conveys a license under the Philips’ I C patent
2
to use the components in the I C system provided the system conforms to the
I C specifications defined by Philips. This specification can be ordered using the
2
code 9398 393 40011.
Data sheet status
Product
status
Definitions
[1]
Data sheet status
[2]
Objective data
Development
This data sheet contains data from the objective specification for product development.
Philips Semiconductors reserves the right to change the specification in any manner without notice.
Preliminary data
Qualification
Production
This data sheet contains data from the preliminary specification. Supplementary data will be
published at a later date. Philips Semiconductors reserves the right to change the specification
without notice, in order to improve the design and supply the best possible product.
Product data
This data sheet contains data from the product specification. Philips Semiconductors reserves the
right to make changes at any time in order to improve the design, manufacturing and supply.
Changes will be communicated according to the Customer Product/Process Change Notification
(CPCN) procedure SNW-SQ-650A.
[1] Please consult the most recently issued data sheet before initiating or completing a design.
[2] The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL
http://www.semiconductors.philips.com.
Definitions
Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For
detailed information see the relevant data sheet or data handbook.
Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one
or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or
at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended
periods may affect device reliability.
Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips
Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or
modification.
Disclaimers
Life support — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can
reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications
do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.
Righttomakechanges—PhilipsSemiconductorsreservestherighttomakechanges, withoutnotice, intheproducts, includingcircuits,standard
cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no
responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these
products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless
otherwise specified.
Koninklijke Philips Electronics N.V. 2002
Contact information
All rights reserved. Printed in U.S.A.
For additional information please visit
http://www.semiconductors.philips.com.
Fax: +31 40 27 24825
Date of release: 07-02
9397 750 10163
For sales offices addresses send e-mail to:
sales.addresses@www.semiconductors.philips.com.
Document order number:
Philips
Semiconductors
相关型号:
935269193112
IC 8 I/O, PIA-GENERAL PURPOSE, PDSO16, 5.30 MM, PLASTIC, MO-150, SOT-338-1, SSOP-16, Parallel IO Port
NXP
935269193118
IC 8 I/O, PIA-GENERAL PURPOSE, PDSO16, 5.30 MM, PLASTIC, MO-150, SOT-338-1, SSOP-16, Parallel IO Port
NXP
935269194112
IC 8 I/O, PIA-GENERAL PURPOSE, PDSO16, 4.40 MM, PLASTIC, MO-153, SOT-403-1, TSSOP-16, Parallel IO Port
NXP
935269194118
IC 8 I/O, PIA-GENERAL PURPOSE, PDSO16, 4.40 MM, PLASTIC, MO-153, SOT-403-1, TSSOP-16, Parallel IO Port
NXP
935269195118
IC 8 I/O, PIA-GENERAL PURPOSE, PDSO16, 7.50 MM, PLASTIC, MS-013, SOT-162-1, SO-16, Parallel IO Port
NXP
935269202118
IC 8 I/O, PIA-GENERAL PURPOSE, PDSO16, 4.40 MM, PLASTIC, MO-153, SOT-403-1, TSSOP-16, Parallel IO Port
NXP
935269452115
IC VREG 5 V FIXED POSITIVE LDO REGULATOR, 0.2 V DROPOUT, PDSO5, PLASTIC, MO-178, SOT-23, SOT-25, SO-5, Fixed Positive Single Output LDO Regulator
NXP
935269462115
IC VREG 4.5 V FIXED POSITIVE LDO REGULATOR, 0.2 V DROPOUT, PDSO5, PLASTIC, MO-178, SOT-23, SOT-25, SO-5, Fixed Positive Single Output LDO Regulator
NXP
935269463115
IC VREG 3.3 V FIXED POSITIVE LDO REGULATOR, 0.2 V DROPOUT, PDSO5, PLASTIC, MO-178, SOT-23, SOT-25, SO-5, Fixed Positive Single Output LDO Regulator
NXP
935269465115
IC VREG 3 V FIXED POSITIVE LDO REGULATOR, 0.2 V DROPOUT, PDSO5, PLASTIC, MO-178, SOT-23, SOT-25, SO-5, Fixed Positive Single Output LDO Regulator
NXP
935269468115
IC VREG 2 V FIXED POSITIVE LDO REGULATOR, 0.2 V DROPOUT, PDSO5, PLASTIC, MO-178, SOT-23, SOT-25, SO-5, Fixed Positive Single Output LDO Regulator
NXP
935269469115
IC VREG 4.8 V FIXED POSITIVE LDO REGULATOR, 0.2 V DROPOUT, PDSO5, PLASTIC, MO-178, SOT-23, SOT-25, SO-5, Fixed Positive Single Output LDO Regulator
NXP
©2020 ICPDF网 联系我们和版权申明