AV16899DGG [NXP]
2.5V/3.3V 18-bit latched transceiver with 16-bit parity generator/checker 3-State; 2.5V / 3.3V的18位锁存收发器具有16位奇偶校验产生器/校验器三态型号: | AV16899DGG |
厂家: | NXP |
描述: | 2.5V/3.3V 18-bit latched transceiver with 16-bit parity generator/checker 3-State |
文件: | 总20页 (文件大小:126K) |
中文: | 中文翻译 | 下载: | 下载PDF数据表文档文件 |
INTEGRATED CIRCUITS
74ALVT16899
2.5V/3.3V 18-bit latched transceiver with
16-bit parity generator/checker (3-State)
Product specification
IC23 Data Handbook
1998 Jun 30
Philips
Semiconductors
Philips Semiconductors
Product specification
2.5V/3.3V 18-bit latched transceiver with
16-bit parity generator/checker (3-State)
74ALVT16899
can generate or check parity. The parity bit can be fed-through with
no change or the generated parity can be substituted with the SEL
input.
FEATURES
• Symmetrical (A and B bus functions are identical)
• Selectable generate parity or ”feed-through” parity for A-to-B and
B-to-A directions
The 74ALVT16899 features independent latch enables for the A and
B bus latches, a select pin for ODD/EVEN parity, and separate error
signal output pins for checking parity.
• Independent transparent latches for A-to-B and B-to-A directions
• Selectable ODD/EVEN parity
• Continuously checks parity of both A bus and B bus latches as
FUNCTIONAL DESCRIPTION:
ERRA and ERRB
The 74ALVT16899 has three principal modes of operation which are
outlined below. All modes apply to both the A-to-B and B-to-A
directions.
• Open-collector ERR output
• Ability to simultaneously generate and check parity
• Can simultaneously read/latch A and B bus data
• Output capability: +64 mA/–32mA
Transparent latch, Generate parity, Check A and B bus parity:
Bus A (B) communicates to Bus B (A), parity is generated and
passed on to the B (A) Bus as BPAR (APAR). If LEA and LEB are
High and the Mode Select (SEL) is Low, the parity generated from
A0-A7 and B0-B7 can be checked and monitored by ERRA and
ERRB. (Fault detection on both input and output buses.)
• Latch-up protection exceeds 500mA per Jedec Std 17
• ESD protection exceeds 2000 V per MIL STD 883 Method 3015
and 200 V per Machine Model
Transparent latch, Feed-through parity, Check A and B bus
parity:
• Power up 3-State
Bus A (B) communicates to Bus B (A) in a feed-through mode if SEL
is High. Parity is still generated and checked as ERRA and ERRB
and can be used as an interrupt to signal a data/parity bit error to the
CPU.
• Power-up reset
• No bus current loading when output is tied to 5 V bus
• Live insertion/extraction permitted
Latched input, Generate/Feed-through parity, Check A (and B)
bus parity:
• Bus-hold data inputs eliminate the need for external pull-up
resistors to hold unused inputs
Independent latch enables (LEA and LEB) allow other permutations
of:
DESCRIPTION
The 74ALVT16899 is a high-performance BiCMOS product
• Transparent latch / 1 bus latched / both buses latched
• Feed-through parity / generate parity
designed for V operation at 2.5V or 3.3V with I/O compatibility up
CC
to 5V.
The 74ALVT16899 is a 16-bit to 16-bit parity transceiver with
separate transparent latches for the A bus and B bus. Either bus
• Check in bus parity / check out bus parity / check in and out bus
parity
QUICK REFERENCE DATA
TYPICAL
CONDITIONS
SYMBOL
PARAMETER
UNIT
T
amb
= 25°C; GND = 0V
3.3 V
2.5 V
t
t
Propagation delay
An to Bn or Bn to An
2.0
2.2
1.5
1.7
PLH
PHL
C = 50pF
ns
ns
L
t
t
Propagation delay
An to ERRA
9.8
7.0
7.8
5.1
PLH
PHL
C = 50pF
L
C
Input capacitance
V = 0V or V
CC
3
9
3
9
pF
pF
µA
IN
I
C
Output capacitance
Quiescent supply current
Outputs disabled; V = 0V or V
I/O
O
CC
I
Outputs disabled
40
70
CCZ
ORDERING INFORMATION
PACKAGES
TEMPERATURE RANGE OUTSIDE NORTH AMERICA
NORTH AMERICA
AV16899 DL
DWG NUMBER
SOT371-1
56-Pin Plastic SSOP Type III
56-Pin Plastic TSSOP Type II
–40°C to +85°C
–40°C to +85°C
74ALVT16899
74ALVT16899 DGG
AV16899 DGG
SOT364-1
2
1998 Jun 30
853-2090-19651
Philips Semiconductors
Product specification
2.5V/3.3V 18-bit latched transceiver with 16-bit parity
generator/checker (3-State)
74ALVT16899
PIN CONFIGURATION
ODD/EVEN
OEA
1A0
1
2
56
55
54
53
52
SEL
LEA
1B0
GND
1B1
3
GND
1A1
4
5
1A2
6
51
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
1B2
1B3
1B4
1A3
7
1A4
8
V
9
V
CC
CC
1A5
1A6
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
1B5
1B6
1A7
1B7
1APAR
1ERRA
GND
1BPAR
1ERRB
GND
2ERRB
2BPAR
2B7
2ERRA
2APAR
2A7
2A6
2B6
2A5
2B5
V
V
CC
CC
2A4
2A3
2A2
2A1
GND
2A0
LEB
2B4
2B3
2B2
2B1
GND
2B0
OEB
SV01731
PIN DESCRIPTION
PIN
NUMBER
SYMBOL
NAME AND FUNCTION
1A0 - 1A7
2A0 - 2A7
3, 5, 6, 7, 8, 10, 11, 12
27, 25, 24, 23, 22, 20, 19, 18
Latched A bus 3-State inputs/outputs
Latched B bus 3-State inputs/outputs
A bus parity 3-State input/output
1B0 - 1B7
2B0 - 2B7
54, 52, 51, 50, 49, 47, 46, 45
30, 32, 33, 34, 35, 37, 38, 39
1APAR
2APAR
13, 17
1BPAR
2BPAR
44, 40
1
B bus parity 3-State input/output
ODD/EVEN
OEA, OEB
Parity select input (Low for EVEN parity)
Output enable inputs (gate A to B,
B to A)
2, 29
SEL
56
Mode select input (Low for generate)
Latch enable inputs (transparent High)
LEA, LEB
55, 28
1ERRA, 1ERRB
2ERRA, 2ERRB
14, 43,
16, 41
Error signal outputs (active-Low)
GND
4, 15, 26, 31, 42, 53
9, 21, 36, 48
Ground (0V)
V
CC
Positive supply voltage
3
1998 Jun 30
Philips Semiconductors
Product specification
2.5V/3.3V 18-bit latched transceiver with 16-bit parity
generator/checker (3-State)
74ALVT16899
LOGIC SYMBOL
3
5
6
7
8
10 11 12
13
27 25 24 23
22 20 19 18
17
1A0 1A1 1A2 1A3 1A4 1A5 1A6 1A7 1APAR
LEA
2A0 2A1 2A2 2A3 2A4 2A5 2A6 2A7 2APAR
LEA
55
28
55
28
LEB
LEB
56
1
SEL
56
1
SEL
1ERRA
14
43
2ERRA
16
41
ODD/EVEN
1ERRB
ODD/EVEN
2ERRB
2
OEA
2
OEA
OEB
29
OEB
29
1B0 1B1 1B2 1B3 1B4 1B5 1B6 1B7 1BPAR
2B0 2B1 2B2 2B3 2B4 2B5 2B6 2B7 2BPAR
54 52 51 50 49 47 46 45
44
30 32 33 34 35 37 38 39
40
SH00083
PARITY AND ERROR FUNCTION TABLE
INPUTS
OUTPUTS
ERRt
xPAR
Σ of High
Inputs
xPAR
(B or A)
SEL
ODD/EVEN
ERRr*
(A or B)
PARITY MODES
Even
Odd
H
H
H
L
H
L
H
H
H
H
L
H
H
L
H
L
Odd
Even
Odd
L
L
L
H
L
H
Mode
Feed-through/check parity
Even
Odd
H
H
L
H
L
H
H
L
Even
Mode
Even
Odd
L
L
H
L
H
L
L
Even
Odd
H
L
H
L
H
H
H
H
L
H
L
Odd
Even
Odd
H
L
L
H
H
H
Mode
L
Generate parity
Even
Odd
L
H
L
H
H
H
L
H
L
Even
Mode
Even
Odd
L
H
H
L
H
H
L
L
H
L
t
=
=
=
=
High voltage level
Low voltage level
Transmit–if the data path is from A→B then ERRt is ERRA
Receive–if the data path is from A→B then ERRr is ERRB
r
*
Blocked if latch is not transparent
4
1998 Jun 30
Philips Semiconductors
Product specification
2.5V/3.3V 18-bit latched transceiver with 16-bit parity
generator/checker (3-State)
74ALVT16899
BLOCK DIAGRAM
OEB
OE
9–bit
Transparent
Latch
9–bit
Output
Buffer
LEA
LE
1
mux
A0
A1
B0
Parity
Generator
B1
0
A2
B2
A3
B3
A4
B4
A5
B5
A6
B6
A7
B7
APAR
BPAR
9–bit
Transparent
Latch
9–bit
Output
Buffer
OEA
SEL
LEB
OE
LE
1
mux
Parity
Generator
ERRA
0
ERRB
ODD/
EVEN
(1 of 2 parity blocks)
SH00084
FUNCTION TABLE
INPUTS
OPERATING MODE
OEB OEA SEL LEA LEB
H
H
H
H
H
H
L
H
L
X
L
X
L
X
H
H
L
3-State A bus and B bus (input A & B simultaneously)
B → A, transparent B latch, generate parity from B0 - B7, check B bus parity
B → A, transparent A & B latch, generate parity from B0 - B7, check A & B bus parity
B → A, B bus latched, generate parity from latched B0 - B7 data, check B bus parity
B → A, transparent B latch, parity feed-through, check B bus parity
B → A, transparent A & B latch, parity feed-through, check A & B bus parity
A → B, transparent A latch, generate parity from A0 - A7, check A bus parity
A → B, transparent A & B latch, generate parity from A0 - A7, check A & B bus parity
A → B, A bus latched, generate parity from latched A0 - A7 data, check A bus parity
A → B, transparent A latch, parity feed-through, check A bus parity
A → B, transparent A & B latch, parity feed-through, check A & B bus parity
Output to A bus and B bus (NOT ALLOWED)
L
L
H
X
X
H
H
H
L
L
L
L
H
H
L
H
H
X
H
X
L
L
H
H
H
H
H
L
L
L
L
L
L
H
H
X
H
H
X
L
H
X
L
H
L
X
=
=
=
High voltage level
Low voltage level
Don’t care
5
1998 Jun 30
Philips Semiconductors
Product specification
2.5V/3.3V 18-bit latched transceiver with 16-bit parity
generator/checker (3-State)
74ALVT16899
1, 2
ABSOLUTE MAXIMUM RATINGS
SYMBOL
PARAMETER
CONDITIONS
RATING
UNIT
V
V
CC
I
IK
DC supply voltage
-0.5 to +4.6
-50
DC input diode current
V < 0
I
mA
V
3
V
I
DC input voltage
-0.5 to +7.0
-50
I
DC output diode current
V
O
< 0
mA
V
OK
3
V
OUT
DC output voltage
Output in Off or High state
Output in Low state
-0.5 to +7.0
128
I
DC output current
mA
OUT
Output in High state
-64
T
stg
Storage temperature range
-65 to +150
°C
NOTES:
1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the
device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to
absolute-maximum-rated conditions for extended periods may affect device reliability.
2. The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction
temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150°C.
3. The input and output negative voltage ratings may be exceeded if the input and output clamp current ratings are observed.
RECOMMENDED OPERATING CONDITIONS
2.5V RANGE LIMITS 3.3V RANGE LIMITS
SYMBOL
PARAMETER
UNIT
MIN
2.3
0
MAX
2.7
MIN
3.0
0
MAX
3.6
V
CC
DC supply voltage
Input voltage
V
V
V
I
5.5
5.5
V
High-level input voltage
Input voltage
1.7
2.0
V
IH
V
0.7
–8
8
0.8
–32
32
V
IL
I
High-level output current
Low-level output current
mA
OH
I
OL
mA
Low-level output current; current duty cycle ≤ 50%; f ≥ 1kHz
Input transition rise or fall rate; Outputs enabled
Operating free-air temperature range
24
10
+85
64
∆t/∆v
10
ns/V
T
amb
–40
–40
+85
°C
6
1998 Jun 30
Philips Semiconductors
Product specification
2.5V/3.3V 18-bit latched transceiver with 16-bit parity
generator/checker (3-State)
74ALVT16899
DC ELECTRICAL CHARACTERISTICS (3.3V "0.3V RANGE)
LIMITS
SYMBOL
PARAMETER
TEST CONDITIONS
Temp = -40°C to +85°C
UNIT
1
MIN
TYP
–0.85
MAX
V
Input clamp voltage
V
V
V
V
V
V
V
= 3.0V; I = –18mA
–1.2
V
V
IK
CC
CC
CC
CC
CC
CC
CC
IK
= 3.0 to 3.6V; I = –100µA
V
CC
–0.2
V
CC
OH
V
OH
High-level output voltage
= 3.0V; I = –32mA
2.0
2.3
0.07
0.25
0.3
OH
= 3.0V; I = 100µA
0.2
0.4
OL
= 3.0V; I = 16mA
OL
V
OL
Low–level output voltage
V
V
= 3.0V; I = 32mA
0.5
OL
= 3.0V; I = 64mA
0.4
0.55
OL
6
V
RST
Power-up output low voltage
V
CC
V
CC
V
CC
V
CC
V
CC
V
CC
V
CC
V
CC
V
CC
= 3.6V; I = 1mA; V = V or GND
0.55
±1
O
I
CC
= 3.6V; V = V or GND
0.1
0.1
I
CC
Control pins
= 0 or 3.6V; V = 5.5V
10
I
= 3.6V; V = 5.5V
0.1
20
I
Input leakage current
Off current
µA
I
I
4
= 3.6V; V = V
0.5
1
Data pins
I
CC
= 3.6V; V = 0V
0.1
-5
I
I
= 0V; V or V = 0 to 4.5V
0.1
±100
µA
µA
OFF
I
O
= 3V; V = 0.8V
75
130
–140
I
Bus Hold current
Data inputs
= 3V; V = 2.0V
–75
I
I
HOLD
7
V = 0V to 3.6V; V = 3.6V
I
±500
CC
Current into an output in the
I
V
= 5.5V; V = 3.0V
10
33
125
µA
µA
EX
O
CC
High state when V > V
O
CC
Power up/down 3-State output
V
CC
≤ 1.2V; V = 0.5V to V ; V = GND or V
O CC I CC
I
±100
PU/PD
3
current
OE/OE = Don’t care
I
3-State output High current
3-State output Low current
V
V
V
V
V
V
= 3.6V; V = 3.0V; V = V or V
0.5
0.5
5
µA
µA
OZH
CC
CC
CC
CC
CC
CC
O
I
IL
IH
IH
I
= 3.6V; V = 0.5V; V = V or V
–5
OZL
O
I
IL
I
I
= 3.6V; Outputs High, V = GND or V I
= 0
= 0
0.05
4.6
0.1
7.0
0.1
CCH
I
CC, O
I
Quiescent supply current
= 3.6V; Outputs Low, V = GND or V I
CC, O
mA
mA
CCL
I
5
= 3.6V; Outputs Disabled; V = GND or V
I = 0
CC, O
0.06
CCZ
I
Additional supply current per
= 3V to 3.6V; One input at V –0.6V,
CC
∆I
0.04
0.4
CC
2
input pin
Other inputs at V or GND
CC
NOTES:
1. All typical values are at V = 3.3V and T
= 25°C.
amb
CC
2. This is the increase in supply current for each input at the specified voltage level other than V or GND
CC
3. This parameter is valid for any V between 0V and 1.2V with a transition time of up to 10msec. From V = 1.2V to V = 3.3V ± 0.3V a
CC
CC
CC
transition time of 100µsec is permitted. This parameter is valid for T
= 25°C only.
amb
4. Unused pins at V or GND.
CC
5. I
is measured with outputs pulled up to V or pulled down to ground.
CCZ
CC
6. For valid test results, data must not be loaded into the flip-flops (or latches) after applying power.
7. This is the bus hold overdrive current required to force the input to the opposite logic state.
7
1998 Jun 30
Philips Semiconductors
Product specification
2.5V/3.3V 18-bit latched transceiver with 16-bit parity
generator/checker (3-State)
74ALVT16899
AC CHARACTERISTICS (3.3V "0.3V RANGE)
GND = 0V; t = t = 2.5ns; C = 50pF; R = 500Ω; T
= –40°C to +85°C.
R
F
L
L
amb
LIMITS
SYMBOL
PARAMETER
WAVEFORM
V
CC
= 3.3V ±0.3V
UNIT
1
MIN
TYP
MAX
t
t
Propagation delay
An to Bn or Bn to An
0.5
0.5
1.5
1.7
2.7
2.8
PLH
PHL
1
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
t
t
Propagation delay
An to BPAR or Bn to APAR
2.5
2.0
5.0
4.6
8.0
7.3
PLH
PHL
4
t
t
Propagation delay
An to ERRA or Bn to ERRB
2.5
2.5
7.8
5.1
11.5
8.5
PLH
PHL
5
t
t
Propagation delay
APAR to BPAR or BPAR to APAR
1.0
1.0
2.9
3.0
6.9
6.4
PLH
PHL
3
t
t
Propagation delay
APAR to ERRA or BPAR to ERRB
2.5
1.0
5.1
2.5
8.0
3.6
PLH
PHL
8
t
t
Propagation delay
ODD/EVEN to APAR or BPAR
1.5
1.5
3.8
3.4
6.5
5.4
PLH
PHL
7
6
t
t
Propagation delay
ODD/EVEN to ERRA or ERRB
2.5
1.5
6.6
4.0
10.0
6.6
PLH
PHL
t
t
Propagation delay
SEL to APAR or BPAR
1.0
1.0
2.6
2.4
4.0
3.4
PLH
PHL
10
t
t
Propagation delay
SEL to ERRA or ERRB
2.5
1.5
7.8
4.8
10.8
7.1
PLH
PHL
5
t
t
Propagation delay
LEA to Bn or LEB to An
1.0
1.0
2.2
2.2
3.8
3.8
PLH
PHL
11
t
t
Propagation delay
LEA to BPAR or LEB to APAR
2.5
2.0
5.3
4.9
8.5
7.6
PLH
PHL
11
t
t
Propagation delay
LEA to ERRA or LEB to ERRB
2.5
2.5
7.4
5.6
11.0
9.2
PLH
PHL
9
t
Output enable time
OEA to An, APAR or OEB to Bn, BPAR
1.0
0.5
2.4
1.8
5.8
3.3
PZH
13, 14
13, 14
t
PZL
t
Output disable time
OEA to An, APAR or OEB to Bn, BPAR
2.5
1.0
5.2
2.4
8.0
3.5
PHZ
t
PLZ
NOTE:
1. All typical values are at V = 3.3V and T
= 25°C.
amb
CC
AC SETUP REQUIREMENTS (3.3V "0.3V RANGE)
GND = 0V; t = t = 2.5ns; C = 50pF, R = 500Ω
R
F
L
L
LIMITS
SYMBOL
PARAMETER
WAVEFORM
V
CC
= 3.3V ±0.3V
UNIT
MIN
TYP
t (H)
t (L)
s
Setup time, High or Low
An, APAR to LEA or Bn, BPAR to LEB
1.0
1.0
0.1
0.1
s
12
12
12
ns
ns
ns
t (H)
Hold time, High or Low
An, APAR to LEA or Bn, BPAR to LEB
1.0
1.0
–0.1
0.1
h
t (L)
h
Pulse width, High
LEA or LEB
t (H)
w
1.0
–
8
1998 Jun 30
Philips Semiconductors
Product specification
2.5V/3.3V 18-bit latched transceiver with 16-bit parity
generator/checker (3-State)
74ALVT16899
DC ELECTRICAL CHARACTERISTICS (2.5V "0.2V RANGE)
LIMITS
SYMBOL
PARAMETER
TEST CONDITIONS
Temp = -40°C to +85°C
UNIT
1
MIN
TYP
–0.85
MAX
V
Input clamp voltage
V
V
V
V
V
V
= 2.3V; I = –18mA
–1.2
V
V
IK
CC
CC
CC
CC
CC
CC
IK
= 2.3 to 3.6V; I = –100µA
V
–0.2
V
CC
OH
CC
V
OH
High-level output voltage
= 2.3V; I = –8mA
1.8
2.5
0.07
0.3
OH
= 2.3V; I = 100µA
0.2
0.5
0.4
OL
= 2.3V; I = 24mA
V
OL
Low-level output voltage
V
V
OL
= 2.3V; I = 8mA
OL
7
V
RST
Power-up output low voltage
V
CC
V
CC
V
CC
V
CC
V
CC
V
CC
V
CC
V
CC
V
CC
= 2.7V; I = 1mA; V = V or GND
0.55
±1
O
I
CC
= 2.7V; V = V
or GND
CC
0.1
0.1
0.1
0.1
0.1
0.1
115
10
I
Control pins
= 0 or 2.7V; V = 5.5V
10
I
= 2.7V; V = 5.5V
20
I
Input leakage current
µA
I
I
4
= 2.7V; V = V
10
Data pins
I
CC
= 2.7V; V = 0
-5
I
I
Off current
= 0V; V or V = 0 to 4.5V
±100
µA
µA
µA
OFF
I
O
Bus Hold current
Data inputs
= 2.3V; V = 0.7V
I
6
I
HOLD
= 2.3V; V = 1.7V
I
Current into an output in the
I
V
= 5.5V; V = 2.3V
10
33
125
µA
µA
EX
O
CC
High state when V > V
O
CC
Power up/down 3-State output
V
CC
≤ 1.2V; V = 0.5V to V ; V = GND or V
;
CC
O
CC
I
I
±100
PU/PD
3
current
OE/OE = Don’t care
I
3-State output High current
3-State output Low current
V
V
V
V
V
V
= 2.7V; V = 2.3V; V = V or V
0.5
0.5
5
µA
µA
OZH
CC
CC
CC
CC
CC
CC
O
I
IL
IH
IH
I
= 2.7V; V = 0.5V; V = V or V
–5
OZL
O
I
IL
I
I
= 2.7V; Outputs High, V = GND or V I
= 0
= 0
0.04
3.5
0.1
4.5
0.1
CCH
I
CC, O
I
Quiescent supply current
= 2.7V; Outputs Low, V = GND or V I
CC, O
mA
mA
CCL
CCZ
I
5
= 2.7V; Outputs Disabled; V = GND or V
I = 0
CC, O
0.04
I
Additional supply current per
= 2.3V to 2.7V; One input at V –0.6V,
CC
∆I
0.04
0.4
CC
2
input pin
Other inputs at V or GND
CC
NOTES:
1. All typical values are at V = 2.5V and T
= 25°C.
amb
CC
2. This is the increase in supply current for each input at the specified voltage level other than V or GND
CC
3. This parameter is valid for any V between 0V and 1.2V with a transition time of up to 10msec. From V = 1.2V to V = 2.5V ± 0.2V a
CC
CC
CC
transition time of 100µsec is permitted. This parameter is valid for T
= 25°C only.
amb
4. Unused pins at V or GND.
CC
5. I
is measured with outputs pulled up to V or pulled down to ground.
CCZ
CC
6. Not guaranteed.
7. For valid test results, data must not be loaded into the flip-flops (or latches) after applying power.
9
1998 Jun 30
Philips Semiconductors
Product specification
2.5V/3.3V 18-bit latched transceiver with 16-bit parity
generator/checker (3-State)
74ALVT16899
AC CHARACTERISTICS (2.5V "0.2V RANGE)
GND = 0V; t = t = 2.5ns; C = 50pF; R = 500Ω; T
= –40°C to +85°C.
R
F
L
L
amb
LIMITS
SYMBOL
PARAMETER
WAVEFORM
V
CC
= 2.5V ± 0.2V
UNIT
1
MIN
TYP
MAX
t
t
Propagation delay
An to Bn or Bn to An
1.0
1.0
2.0
2.2
3.5
3.9
PLH
PHL
1
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
t
t
Propagation delay
An to BPAR or Bn to APAR
3.0
3.0
7.0
6.5
10.5
10.2
PLH
PHL
4
t
t
Propagation delay
An to ERRA or Bn to ERRB
4.5
3.5
9.8
7.0
14.5
11.5
PLH
PHL
5
t
t
Propagation delay
APAR to BPAR or BPAR to APAR
1.0
1.0
3.0
3.5
4.3
5.5
PLH
PHL
3
t
t
Propagation delay
APAR to ERRA or BPAR to ERRB
3.0
1.5
6.7
3.6
10.0
5.4
PLH
PHL
8
t
t
Propagation delay
ODD/EVEN to APAR or BPAR
2.5
2.5
5.2
5.0
7.8
7.8
PLH
PHL
7
6
t
t
Propagation delay
ODD/EVEN to ERRA or ERRB
4.0
4.0
8.6
8.1
12.0
10.6
PLH
PHL
t
t
Propagation delay
SEL to APAR or BPAR
1.5
1.5
3.7
3.2
5.5
5.3
PLH
PHL
10
t
t
Propagation delay
SEL to ERRA or ERRB
4.5
3.0
9.4
7.6
14.0
11.5
PLH
PHL
5
t
t
Propagation delay
LEA to Bn or LEB to An
1.0
1.0
3.0
3.0
4.8
4.6
PLH
PHL
11
t
t
Propagation delay
LEA to BPAR or LEB to APAR
2.5
2.5
7.5
7.4
12.2
11.2
PLH
PHL
11
t
t
Propagation delay
LEA to ERRA or LEB to ERRB
4.5
3.5
9.7
8.5
15.0
13.4
PLH
PHL
9
t
Output enable time
OEA to An, APAR or OEB to Bn, BPAR
1.5
1.0
4.0
2.6
6.0
4.6
PZH
13, 14
13, 14
t
PZL
t
Output disable time
OEA to An, APAR or OEB to Bn, BPAR
1.5
1.0
4.5
3.7
6.5
5.0
PHZ
t
PLZ
NOTE:
1. All typical values are at V = 2.5V and T
= 25°C.
amb
CC
AC SETUP REQUIREMENTS (2.5V "0.2V RANGE)
GND = 0V; t = t = 2.5ns; C = 50pF, R = 500Ω; T
= –40°C to +85°C.
R
F
L
L
amb
LIMITS
SYMBOL
PARAMETER
WAVEFORM
V
CC
= 2.5V ±0.2V
UNIT
MIN
TYP
t (H)
t (L)
s
Setup time, High or Low
An, APAR to LEA or Bn, BPAR to LEB
–1.0
1.2
–0.4
0.4
s
12
12
12
ns
ns
ns
t (H)
Hold time, High or Low
An, APAR to LEA or Bn, BPAR to LEB
–1.0
1.2
–0.4
0.5
h
t (L)
h
Pulse width, High
LEA or LEB
t (H)
w
1.0
–
10
1998 Jun 30
Philips Semiconductors
Product specification
2.5V/3.3V 18-bit latched transceiver with 16-bit parity
generator/checker (3-State)
74ALVT16899
AC WAVEFORMS
V
M
= 1.5V or V /2 whichever is less; V = GND to 3.0V
CC IN
3.0V or V
CC
whichever is
less
nOE
INPUT
V
V
M
t
M
t
3.0V or V
,
CC
whichever is less
0V
nAx INPUT
V
M
V
M
t
PZL
PLZ
0
V
V
nYx
OUTPUT
M
M
t
PHL
PLH
V
V
X
V
V
OH
OL
OL
t
t
PHZ
PZH
V
V
M
M
nYx OUTPUT
V
OH
V
Y
nYx
OUTPUT
0V
SW00160
SW00204
Waveform 2. 3-State Output Enable and Disable Times
Waveform 1. Input (nAx) to Output (nYx) Propagation Delays
1
SEL
An, APAR
(Bn, BPAR)
INPUT
V
V
M
M
t
t
PLH
PHL
Bn, BPAR
(An, APAR)
OUTPUT
SA00293
V
V
M
M
Waveform 3. Propagation Delay, An to Bn, Bn to An, APAR to BPAR, BPAR to APAR
SEL
0
ODD/EVEN
0
1
LEA
(LEB)
An
(Bn)
ODD PARITY
INPUT
EVEN PARITY
ODD PARITY
V
V
M
M
t
t
PLH
PHL
BPAR
(APAR)
OUTPUT
SA00294
V
V
M
M
NOTE: Only even parity mode is shown, odd parity mode would be with ODD/EVEN = 1
Waveform 4. Propagation Delay, An to BPAR or Bn to APAR
11
1998 Jun 30
Philips Semiconductors
Product specification
2.5V/3.3V 18-bit latched transceiver with 16-bit parity
generator/checker (3-State)
74ALVT16899
ODD/EVEN
0
APAR
(BPAR)
0
1
LEA
(LEB)
An
(Bn)
SEL
ODD PARITY
INPUT
EVEN PARITY
ODD PARITY
V
V
M
M
t
t
PHL
PLH
ERRA
(ERRB)
OUTPUT
V
V
M
M
NOTE: Only even parity mode is shown, odd parity mode would be with ODD/EVEN = 1
SA00295
Waveform 5. Propagation Delay, An to ERRA or Bn to ERRB
1
APAR
(BPAR)
An
(Bn)
INPUT
INPUT
EVEN PARITY
ODD/EVEN
V
V
M
M
t
t
PLH
PHL
ERRA
(ERRB)
OUTPUT
V
V
M
M
NOTE: Only even parity mode is shown, odd parity mode would cause inverted output
SA00296
Waveform 6. Propagation Delay, ODD/EVEN to ERRA or ODD/EVEN to ERRB
12
1998 Jun 30
Philips Semiconductors
Product specification
2.5V/3.3V 18-bit latched transceiver with 16-bit parity
generator/checker (3-State)
74ALVT16899
SEL
0
APAR
(BPAR)
0
An
(Bn)
EVEN PARITY
INPUT
INPUT
ODD/EVEN
V
V
M
M
V
t
t
PLH
PHL
BPAR
(APAR)
OUTPUT
V
M
M
NOTE: Only even parity mode is shown, odd parity mode would cause inverted output
SA00297
Waveform 7. Propagation Delay, ODD/EVEN to APAR or ODD/EVEN to BPAR
ODD/EVEN
0
An
(Bn)
EVEN PARITY
INPUT
INPUT
APAR
(BPAR)
V
V
M
M
V
t
t
PLH
PHL
ERRA
(ERRB)
OUTPUT
V
M
M
NOTE: Only even parity mode is shown with even parity. Odd parity mode would cause inverted output
and odd parity mode would be with ODD/EVEN = 1
SA00298
Waveform 8. Propagation Delay, APAR to ERRA or BPAR to ERRB
13
1998 Jun 30
Philips Semiconductors
Product specification
2.5V/3.3V 18-bit latched transceiver with 16-bit parity
generator/checker (3-State)
74ALVT16899
1
ODD/EVEN
APAR
(BPAR)
0
An
(Bn)
EVEN PARITY
INPUT
ODD PARITY
EVEN PARITY
LEA
(LEB)
INPUT
V
V
M
M
t
t
PLH
PHL
ERRA
(ERRB)
OUTPUT
V
V
M
M
NOTE: Only odd parity mode is shown. Even parity mode would be with ODD/EVEN = o
SA00299
Waveform 9. Propagation Delay, LEA to ERRA or LEB to ERRB
1
ODD/EVEN
APAR
(BPAR)
0
An
(Bn)
EVEN PARITY
INPUT
INPUT
SEL
V
V
M
M
V
t
t
PLH
PHL
BPAR
(APAR)
OUTPUT
V
M
M
NOTE: Only even parity mode is shown with even parity. Odd parity mode would cause inverted output
and odd parity mode would be with ODD/EVEN = 1
SA00300
Waveform 10. Propagation Delay, SEL to BPAR or SEL to APAR
14
1998 Jun 30
Philips Semiconductors
Product specification
2.5V/3.3V 18-bit latched transceiver with 16-bit parity
generator/checker (3-State)
74ALVT16899
1
SEL
APAR, An]
(BPAR, Bn)
INPUT
LEA
(LEB)
INPUT
V
V
M
M
t
t
PHL
PLH
Bn, BPAR
(An, APAR)
OUTPUT
V
V
M
M
SA00301
Waveform 11. Propagation Delay, LEA to BPAR or LEB to APAR, LEA to Bn or LEB to An
APAR, BPAR,
An, Bn
V
V
V
V
M
M
M
M
t
(H)
t (L)
s
t
(H)
V
t (L)
h
s
h
LEA, LEB
V
V
M
M
M
t
(H)
w
The shaded areas indicate when the input is permitted to change for predictable output performance.
SA00302
Waveform 12. Data Setup and Hold Times, Pulse Width High
OEA,
OEB
V
V
M
M
t
t
PHZ
PZH
V
–0.3V
OH
An, APAR,
Bn, BPAR
V
M
0V
SA00303
Waveform 13. 3-State Output Enable Time to High Level and Output Disable Time from High Level
OEA,
OEB
V
V
M
M
t
t
PZL
PLZ
An, APAR,
Bn, BPAR
V
M
V
+0.3V
OL
SA00304
Waveform 14. 3-State Output Enable Time to Low Level and Output Disable Time from Low Level
15
1998 Jun 30
Philips Semiconductors
Product specification
2.5V/3.3V 18-bit latched transceiver with 16-bit parity
generator/checker (3-State)
74ALVT16899
TEST CIRCUIT AND WAVEFORM
V
CC
t
W
AMP (V)
90%
V
X
90%
NEGATIVE
PULSE
V
V
R
M
M
X
V
V
OUT
IN
10%
10%
PULSE
GENERATOR
D.U.T.
0V
t
t )
t
t )
THL ( f
TLH ( r
R
C
R
L
T
L
t
t )
t
t )
TLH ( r
THL ( f
AMP (V)
0V
90%
M
90%
POSITIVE
PULSE
V
V
M
Test Circuit for Open Collector Outputs
10%
10%
t
W
SWITCH POSITION
TEST SWITCH
LOAD VALUES
OUTPUT
R
X
V
X
Input Pulse Definition
t
t
t
t
6 V or V × 2
open
GND
PLZ/ PZL
CC
ERROR
All other
100
500
V
CC
switch
t
PLH/ PHL
/t
PHZ PZH
DEFINITIONS:
INPUT PULSE REQUIREMENTS
Rep. Rate
R
C
=
=
Load resistor; see AC CHARACTERISTICS for value.
L
L
FAMILY
Amplitude
3.0V or V
t
w
t
t
F
R
Load capacitance includes jig and probe capacitance;
see AC CHARACTERISTICS for value.
,
CC
74ALVT16 which ever is ≤ 10MHz
500ns
≤ 2.5ns ≤ 2.5ns
R
T
=
Termination resistance should be equal to Z
pulse generators.
of
OUT
less
SV01732
16
1998 Jun 30
Philips Semiconductors
Product specification
2.5V/3.3V 18-bit latched transceiver with
16-bit parity generator/checker (3-State)
74ALVT16899
SSOP56: plastic shrink small outline package; 56 leads; body width 7.5 mm
SOT371-1
17
1998 Jun 30
Philips Semiconductors
Product specification
2.5V/3.3V 18-bit latched transceiver with
16-bit parity generator/checker (3-State)
74ALVT16899
TSSOP56: plastic thin shrink small outline package; 56 leads; body width 6.1mm
SOT364-1
18
1998 Jun 30
Philips Semiconductors
Product specification
2.5V/3.3V 18-bit latched transceiver with
16-bit parity generator/checker (3-State)
74ALVT16899
NOTES
19
1998 Jun 30
Philips Semiconductors
Product specification
2.5V/3.3V 18-bit latched transceiver with
16-bit parity generator/checker (3-State)
74ALVT16899
Data sheet status
[1]
Data sheet
status
Product
status
Definition
Objective
specification
Development
This data sheet contains the design target or goal specifications for product development.
Specification may change in any manner without notice.
Preliminary
specification
Qualification
This data sheet contains preliminary data, and supplementary data will be published at a later date.
Philips Semiconductors reserves the right to make chages at any time without notice in order to
improve design and supply the best possible product.
Product
specification
Production
This data sheet contains final specifications. Philips Semiconductors reserves the right to make
changes at any time without notice in order to improve design and supply the best possible product.
[1] Please consult the most recently issued datasheet before initiating or completing a design.
Definitions
Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For
detailed information see the relevant data sheet or data handbook.
Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one
or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or
at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended
periods may affect device reliability.
Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips
Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or
modification.
Disclaimers
Life support — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can
reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications
do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.
Righttomakechanges—PhilipsSemiconductorsreservestherighttomakechanges, withoutnotice, intheproducts, includingcircuits,standard
cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no
responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these
products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless
otherwise specified.
Philips Semiconductors
811 East Arques Avenue
P.O. Box 3409
Copyright Philips Electronics North America Corporation 1998
All rights reserved. Printed in U.S.A.
Sunnyvale, California 94088–3409
Telephone 800-234-7381
print code
Date of release: 05-96
9397-750-04066
Document order number:
Philips
Semiconductors
相关型号:
AV16899DGG-T
IC ALVT SERIES, DUAL 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO56, Bus Driver/Transceiver
NXP
AV16899DL-T
IC ALVT SERIES, DUAL 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO56, Bus Driver/Transceiver
NXP
AV16952DGG-T
IC ALVT SERIES, DUAL 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO56, Bus Driver/Transceiver
NXP
AV16952DL-T
IC ALVT SERIES, DUAL 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO56, Bus Driver/Transceiver
NXP
AV16953DGG-T
IC ALVT SERIES, DUAL 8-BIT REGISTERED TRANSCEIVER, INVERTED OUTPUT, PDSO56, Bus Driver/Transceiver
NXP
©2020 ICPDF网 联系我们和版权申明