BGA3031J [NXP]
BGA3031 - DOCSIS 3.0 plus upstream amplifier QFN 20-Pin;
| 型号： | BGA3031J |
| 厂家： | 
NXP |
| 描述： | BGA3031 - DOCSIS 3.0 plus upstream amplifier QFN 20-Pin |
| 文件： | 总23页 (文件大小：285K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
BGA3031
ꢁ
ꢀ
1
)
4
9
DOCSIS 3.0 plus upstream amplifier
+
Rev. 2 — 26 February 2014
Product data sheet
1. General description
The BGA3031 is an upstream amplifier meeting the Data Over Cable Service Interface
Specifications (DOCSIS 3.0). It is designed for cable modem, CATV set top box and VoIP
modem applications. The device operates from 5 MHz to 85 MHz. The BGA3031 provides
58 dB gain control range in 1 dB increments with high incremental accuracy. Its maximum
gain setting delivers 34 dB voltage gain and a superior linear performance.
It supports high output power levels, exceeding the DOCSIS 3.0 power levels while
minimizing distortion and output noise levels. The BGA3031 is capable of transmitting
1 to 8 64-QAM and 1 to 8 QPSK modulated carriers while meeting the DOCSIS 3.0 ACLR
specification under DOCSIS 3.0 + 4 dB conditions.
The BGA3031 operates at 5 V supply. The gain is controlled via a 3-wire serial interface.
The current consumption can be reduced in 4 steps via the serial interface. This enables
the user to optimize between DC power efficiency and linearity. In addition the current is
automatically reduced at lower gain settings while preserving the linearity performance. In
disable mode the device draws typical 6 mA while it still can be programmed to new gain
and current settings.
The BGA3031 is housed in 20 pins 5 mm 5 mm leadless HVQFN package.
2. Features and benefits
58 dB gain control range in 1 dB steps using a 3-wire serial interface
5 MHz to 85 MHz frequency operating range
0.2 dB incremental gain step accuracy
Maximum voltage gain 34 dB
Excellent IMD3 of 70 dBc at 64 dBmV output power
Excellent second harmonic level of 80 dBc at 64 dBmV output power
Excellent third harmonic level of 67 dBc at 64 dBmV output power
Excellent noise figure of 3.5 dB at maximum gain
Capable of transmitting 1 to 8 64-QAM modulated carriers while meeting the
DOCSIS 3.0 specification under DOCSIS 3.0 + 4 dB conditions (61 dBmV total output
power)
Capable of transmitting 1 to 8 QPSK modulated carriers while meeting the
DOCSIS 3.0 specification under DOCSIS 3.0 + 4 dB conditions (65 dBmV total output
power)
5 V single supply operation
Excellent ESD protection at all pins
Unconditionally stable
BGA3031
NXP Semiconductors
DOCSIS 3.0 plus upstream amplifier
Compliant to Directive 2002/95/EC, regarding Restriction of Hazardous Substances
(RoHS)
3. Applications
DOCSIS 3.0 and DOCSIS 3.0 + 4 dB cable modems
VoIP modems
Set-top boxes
4. Quick reference data
Table 1.
Quick reference data
Typical values at VCC = 5 V; current setting = 3; Tcase = 25 C; Zi = 200 : Zo = 75 , unless otherwise specified.
Symbol Parameter
Conditions
Min Typ Max Unit
ICC
supply current
transmit-enable mode; TX_EN = HIGH
transmit-disable mode; TX_EN = LOW
gain code = 111111
-
-
-
-
-
325 -
mA
mA
dB
6.0
34
-
-
-
[1][2]
Gv
voltage gain
NF
2H
noise figure
transmit-enable mode; gain code = 111111
3.5
dB
second harmonic level
Pi = 30 dBmV; PL = 64 dBmV into
75 differential impedance
80 -
67 -
70 -
dBc
3H
third harmonic level
Pi = 30 dBmV; PL = 64 dBmV into
75 differential impedance
-
-
-
dBc
IMD3
third-order intermodulation distortion
Pi = 27 dBmV per tone; PL = 61 dBmV per
tone into 75 differential impedance
dBc
PL(1dB) output power at 1 dB gain compression signal
74
-
dBmV
[1] Voltage gain does not include loss due to input and output transformers.
[2] Pi = 30 dBmV.
Table 2.
ACLR quick reference data
Typical values at VCC = 5 V; current setting = 3; Tcase = 25 C; Zi = 200 : Zo = 75 ; channel bandwidth = 1280 kHz;
integration bandwidth = 1280 kHz; f = 5 MHz to 85 MHz, unless otherwise specified.
Symbol Parameter
Conditions
DOCSIS 3.0 spec. Min Typ Max Unit
DOCSIS 3.0 + 4 dB; 64-QAM
ACLR
adjacent channel leakage ratio Pi = 29 dBmV; PL = 61 dBmV
1 input channel
2 input channels
4 input channels
8 input channels
50
47
44
-
-
-
-
-
68
62
58
56
-
-
-
-
dBc
dBc
dBc
dBc
DOCSIS 3.0 + 4 dB; QPSK
ACLR
adjacent channel leakage ratio Pi = 33 dBmV; PL = 65 dBmV
1 input channel
2 input channels
4 input channels
8 input channels
50
47
44
-
-
-
-
-
66
58
50
42
-
-
-
-
dBc
dBc
dBc
dBc
BGA3031
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2014. All rights reserved.
Product data sheet
Rev. 2 — 26 February 2014
2 of 23
BGA3031
NXP Semiconductors
DOCSIS 3.0 plus upstream amplifier
5. Ordering information
Table 3.
Ordering information
Type number Package
Name
Description
Version
BGA3031
HVQFN20 plastic thermal enhanced very thin quad flat package;
SOT662-1
no leads; 20 terminals; body 5 5 0.85 mm
6. Functional diagram
QꢀFꢀ
QꢀFꢀ
QꢀFꢀ
9
QꢀFꢀ
&&
*1'
,1B3
,1B1
QꢀFꢀ
QꢀFꢀ
287B3
QꢀFꢀ
ꢄꢅꢅꢃȍ
ꢁꢂꢃȍ
$77
287B1
QꢀFꢀ
6(5,$/
,17(5)$&(
*1'
&/.
'$7$
&6
7;B(1
9
DDDꢀꢁꢁꢂꢂꢃꢄ
&&
Fig 1. Functional diagram
BGA3031
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2014. All rights reserved.
Product data sheet
Rev. 2 — 26 February 2014
3 of 23
BGA3031
NXP Semiconductors
DOCSIS 3.0 plus upstream amplifier
7. Pinning information
7.1 Pinning
WHUPLQDOꢃꢆ
LQGH[ꢃDUHD
*1'
,1B3
,1B1
QꢀFꢀ
ꢆ
ꢄ
ꢈ
ꢇ
ꢂ
ꢆꢂ QꢀFꢀ
ꢆꢇ 287B3
ꢆꢈ QꢀFꢀ
%*$ꢂꢁꢂꢃ
ꢆꢄ 287B1
ꢆꢆ QꢀFꢀ
*1'
DDDꢀꢁꢁꢂꢂꢃꢃ
Fig 2. Pin configuration
7.2 Pin description
Table 4.
Symbol
GND
IN_P
IN_N
n.c.
Pin description
Pin
1
Description
ground
2
amplifier input +
amplifier input –
not connected
ground
3
4
GND
CLK
5
6
clock
DATA
CS
7
data
8
chip select
transmit enable
TX_EN
VCC
9
10
11
12
13
14
15
16
17
18
supply voltage for serial interface
not connected
n.c.
OUT_N
n.c.
amplifier output –
not connected
OUT_P
n.c.
amplifier output +
not connected
n.c.
not connected
VCC
supply voltage for Variable Gain Amplifier (VGA)
not connected
n.c.
BGA3031
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2014. All rights reserved.
Product data sheet
Rev. 2 — 26 February 2014
4 of 23
BGA3031
NXP Semiconductors
DOCSIS 3.0 plus upstream amplifier
Table 4.
Pin description …continued
Symbol
n.c.
Pin
19
Description
not connected
not connected
ground
n.c.
20
Paddle
8. Functional description
8.1 Logic programming
The programming word is set through a shift register via the data, clock and chip select
lines. The data is entered in order with the Most Significant Bit (MSB) first and the Least
Significant Bit (LSB) last. The chip select line must be LOW for the duration of the data
entry, then set HIGH to latch the shift register. The rising edge of the clock pulse shifts
each data value into the register.
Table 5.
Data bit
Programming register
11
10
9
8
7
6
5
4
3
2
1
0
Function Register address
Current
setting [1]
attenuation (gain) setting [2]
Initialize
Set gain
0
0
0
0
0
0
1
0
0
0
0
0
0
0
0
0
C[1] C[0] G[5] G[4] G[3] G[2] G[1] G[0]
[1] For current bit settings see Table 7.
[2] For gain bit settings see Table 6.
'
'
ꢅ
'$7$
&/.
&6
ꢆꢆ
06%
W ꢃ!ꢃꢄꢃV
G
7;B(1
5)ꢃRXW
DDDꢀꢁꢁꢂꢂꢃꢅ
Fig 3. Serial Data Input Timing
BGA3031
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2014. All rights reserved.
Product data sheet
Rev. 2 — 26 February 2014
5 of 23
BGA3031
NXP Semiconductors
DOCSIS 3.0 plus upstream amplifier
8.2 Register settings
8.2.1 Register address
Only addresses 0000 and 0001 are used. Using any other addresses will not affect the
VGA.
8.2.2 Gain/attenuator setting
The gain shall be controlled via the 3-wire bus. Data bits D0 through D5 set the
gain/attenuator level, with 111111 being the min attenuation setting, and 000101 being the
max attenuation setting. A new gain/attenuator setting can be loaded while the VGA is on
(transmit-enable), but shall not take effect until transmit-enable transitions from LOW to
HIGH.
Table 6.
Gain settings
Gain setting G[5:0]
binary notation
000000 to 000101
000110 [1]
111110 [1]
111111 [1]
Typical gain
decimal notation
(dB)
24
23
33
0 to 5
6 [1]
62 [1]
63 [1]
34
[1] With every increment of the gain setting between 000110 (6) and 111111 (63) the typical gain will increase
accordingly.
8.2.3 Output stage current setting
The current (of the output stage) shall be controlled via the 3-wire bus. Data bits D6 and
D7 set the current. Setting 11 will set the maximum current for maximum linearity. The
current can be lowered for improved efficiency at lower output power levels, or lower
linearity requirements. Setting 00 will set the minimum current. A new current setting can
be loaded while the VGA is on (transmit-enable), but shall not take effect until
transmit-enable transitions from LOW to HIGH.
Table 7.
Supply current settings
At gain setting 63.
Current setting C[1:0]
Typical supply current
binary notation
decimal notation
(mA)
215
260
290
325
00
01
10
11
0
1
2
3
The current is automatically reduced at lower gain settings while preserving the linearity
performance.
BGA3031
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2014. All rights reserved.
Product data sheet
Rev. 2 — 26 February 2014
6 of 23
BGA3031
NXP Semiconductors
DOCSIS 3.0 plus upstream amplifier
Table 8.
Supply current versus gain setting
Gain setting G[5:0] Typical current (mA)
binary
decimal Current setting C[1:0] Current setting C[1:0] Current setting C[1:0] Current setting C[1:0]
notation notation
00 (decimal = 0)
01 (decimal = 1)
10 (decimal = 2)
11 (decimal =3)
111111
110111
110110
110001
110000
101000
100111
000101
63
55
54
49
48
40
39
5
215
215
165
165
135
135
120
120
260
260
190
190
150
150
125
125
290
290
200
200
160
160
125
125
325
325
215
215
160
160
125
125
8.3 Tx enable / Tx disable
The amplifier can be disabled or enabled by making TX_EN (pin 9) LOW or HIGH. A LOW
to HIGH Tx enable transition will activate new programed settings. If no new settings are
programmed the last programmed setting will be re-activated.
9. Limiting values
Table 9.
Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134).
Absolute Maximum Ratings are given as Limiting Values of stress conditions during operation, that must not be exceeded
under the worst probable conditions.
Symbol Parameter
Conditions
Min Max
6.0
Unit
VCC
VI
supply voltage
input voltage
-
V
on pin IN_P
on pin IN_N
on pin CLK
0.5 +6.0
0.5 +6.0
0.5 +6.0
0.5 +6.0
0.5 +6.0
0.5 +6.0
0.5 +6.0
0.5 +6.0
V
V
[1]
[1]
[1]
[1]
V
on pin DATA
on pin CS
V
V
on pin TX_EN
on pin OUT_N
on pin OUT_P
V
V
V
Pi(max)
Tstg
maximum input power
storage temperature
-
40
dBmV
65 +150 C
Tj
junction temperature
-
-
150
C
VESD
electrostatic discharge voltage
Human Body Model (HBM);
4000
V
According JEDEC standard 22-A114E
Charged Device Model (CDM);
-
2000
V
According JEDEC standard 22-C101B
[1] All digital pins may not exceed VCC as the internal ESD circuit can be damaged. To prevent this it is recommended that control pins are
limited to a maximum of 5 mA.
BGA3031
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2014. All rights reserved.
Product data sheet
Rev. 2 — 26 February 2014
7 of 23
BGA3031
NXP Semiconductors
DOCSIS 3.0 plus upstream amplifier
10. Thermal characteristics
Table 10. Thermal characteristics
Symbol
Rth(j-bop)
Rth(j-a)
Parameter
Conditions
in free air
in free air
Typ
14
Unit
K/W
K/W
[1]
[2]
thermal resistance from junction to bottom of package
thermal resistance from junction to ambient
35
[1] Simulated using final element method model resembling the device mounted on the application board. See Section 13.
[2] Device mounted on application board.
11. Static characteristics
Table 11. Characteristics
Typical values at VCC = 5 V; current setting = 3; Tcase = 25 C; Zi = 200 ; Zo = 75 , unless otherwise specified.
Symbol Parameter
Conditions
Min Typ
Max
Unit
ICC
supply current
transmit-enable mode; TX_EN = HIGH
transmit-disable mode; TX_EN = LOW
-
325
-
mA
mA
V
-
6.0
-
[1]
[1]
VIH
VIL
P
HIGH-level input voltage
LOW-level input voltage
power dissipation
2.0
0
-
VCC + 0.6
0.8
-
V
-
1.625
W
[1] Voltage on the control pins.
BGA3031
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2014. All rights reserved.
Product data sheet
Rev. 2 — 26 February 2014
8 of 23
BGA3031
NXP Semiconductors
DOCSIS 3.0 plus upstream amplifier
12. Dynamic characteristics
Table 12. Characteristics
Typical values at VCC = 5 V; current setting = 3; Zi = 200 : Zo = 75 ; Tcase = 25 C, unless otherwise specified.
Symbol Parameter
Conditions
Min Typ
Max Unit
[1][2]
[1][2]
[2]
Gv
voltage gain
gain flatness
gain code = 111111
gain code = 000000
f = 5 MHz to 42 MHz
f = 5 MHz to 85 MHz
-
-
-
-
-
-
-
-
5
-
34
-
dB
24
0.4
0.6
1.0
-
dB
Gflat
-
dB
[2]
-
dB
[2]
Gstep
EG(dif)
Ri(dif)
Ro(dif)
frange
Pn
gain step
-
dB
[2]
differential gain error
differential input resistance
differential output resistance
frequency range
0.2
200
75
-
dB
-
-
-
85
-
MHz
dBmV
noise power
transmit-disable mode; TX_EN = LOW;
any bandwidth = 160 kHz from
f = 5 MHz to 85 MHz
69
isol
isolation
transmit-disable mode; TX_EN = LOW;
f = 85 MHz
-
90
-
dB
NF
noise figure
transmit mode; gain code = 111111
transmit mode; gain code = 101110
-
-
-
3.5
6.5
1.8
-
-
-
dB
dB
s
tsw(G)
Vos
gain switch time
transmit-disable/transmit-enable
transient duration
overshoot voltage
transmit-disable/transmit-enable
transient step size
55 dBmV output power
49 dBmV output power
43 dBmV output power
37 dBmV output power
31 dBmV output power
-
-
-
-
-
-
80
50
25
5
-
-
-
-
-
-
mV(p-p)
mV(p-p)
mV(p-p)
mV(p-p)
mV(p-p)
dBc
5
2H
second harmonic level
third harmonic level
Pi = 30 dBmV; PL = 64 dBmV into
80
75 differential impedance
3H
Pi = 30 dBmV; PL = 64 dBmV into
-
-
67
70
-
-
dBc
dBc
75 differential impedance
IMD3
third-order intermodulation distortion Pi = 27 dBmV per tone; PL = 61 dBmV
per tone into
75 differential impedance
PL(1dB) output power at 1 dB gain
compression
CW signal
-
74
-
dBmV
[1] Voltage gain does not include loss due to input and output transformers.
[2] Pi = 30 dBmV.
BGA3031
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2014. All rights reserved.
Product data sheet
Rev. 2 — 26 February 2014
9 of 23
BGA3031
NXP Semiconductors
DOCSIS 3.0 plus upstream amplifier
Table 13. ACLR characteristics
Typical values at VCC = 5 V; current setting = 3; Tcase = 25 C; Zi = 200 : Zo = 75 ; channel bandwidth = 1280 kHz;
integration bandwidth = 1280 kHz; f = 5 MHz to 85 MHz, unless otherwise specified.
Symbol Parameter
DOCSIS 3.0; 64-QAM
Conditions
DOCSIS 3.0 spec. Min Typ Max Unit
ACLR
adjacent channel leakage ratio Pi = 29 dBmV; PL = 57 dBmV
1 input channel
2 input channels
4 input channels
8 input channels
50
47
44
-
-
-
-
-
68
62
58
56
-
-
-
-
dBc
dBc
dBc
dBc
DOCSIS 3.0; QPSK
ACLR
adjacent channel leakage ratio Pi = 33 dBmV; PL = 61 dBmV
1 input channel
2 input channels
4 input channels
8 input channels
50
47
44
-
-
-
-
-
66
58
54
52
-
-
-
-
dBc
dBc
dBc
dBc
DOCSIS 3.0 + 3 dB; 64-QAM
ACLR
adjacent channel leakage ratio Pi = 29 dBmV; PL = 60 dBmV
1 input channel
2 input channels
4 input channels
8 input channels
50
47
44
-
-
-
-
-
68
62
58
56
-
-
-
-
dBc
dBc
dBc
dBc
DOCSIS 3.0 + 3 dB; QPSK
ACLR
adjacent channel leakage ratio Pi = 33 dBmV; PL = 64 dBmV
1 input channel
2 input channels
4 input channels
8 input channels
50
47
44
-
-
-
-
-
66
58
54
48
-
-
-
-
dBc
dBc
dBc
dBc
DOCSIS 3.0 + 4 dB; 64-QAM
ACLR
adjacent channel leakage ratio Pi = 29 dBmV; PL = 61 dBmV
1 input channel
2 input channels
4 input channels
8 input channels
50
47
44
-
-
-
-
-
68
62
58
56
-
-
-
-
dBc
dBc
dBc
dBc
DOCSIS 3.0 + 4 dB; QPSK
ACLR
adjacent channel leakage ratio Pi = 33 dBmV; PL = 65 dBmV
1 input channel
2 input channels
4 input channels
8 input channels
50
47
44
-
-
-
-
-
66
58
50
42
-
-
-
-
dBc
dBc
dBc
dBc
BGA3031
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2014. All rights reserved.
Product data sheet
Rev. 2 — 26 February 2014
10 of 23
BGA3031
NXP Semiconductors
DOCSIS 3.0 plus upstream amplifier
13. Application information
13.1 External components
Matching the balanced output of the chip to a single-ended 75 load is accomplished
using a 1 : 1 ratio transformer. For measurements in a 50 system R7 and R8 are added
for impedance transformation from 75 to 50 . R7 and R8 are not required in the final
application.
The transformer also cancels even mode distortion products and common mode signals,
such as the voltage transients that occur while enabling and disabling the amplifiers.
External capacitors are needed for the functionality of the circuit, the pins are internal
nodes in the output amplifier.
;ꢆ
9
&&ꢆ
5ꢄ
5ꢈ
5ꢇ
5ꢂ
9
9
9
ꢌꢂꢃ9
*1'
&&ꢆ
&&ꢄ
&&ꢈ
&ꢄ
&ꢂ
&ꢉ
5ꢉ
9
QꢀFꢀ
ꢄꢅ
QꢀFꢀ
ꢆꢊ
QꢀFꢀ
QꢀFꢀ
ꢆꢉ
&&
ꢆꢋ
ꢆꢁ
9
&&ꢈ
*1'
,1B3
,1B1
QꢀFꢀ
QꢀFꢀ
5ꢆ
ꢆ
ꢄ
ꢈ
ꢇ
ꢂ
ꢆꢂ
ꢆꢇ
ꢆꢈ
ꢆꢄ
ꢆꢆ
7ꢆ
287B3
&ꢆ
7ꢄ
;ꢄ
5)B,1
ꢂꢅꢃȍ
&ꢇ
QꢀFꢀ
;ꢈ
5ꢁ
5)B287
ꢂꢅꢃȍ
ꢁꢂꢃȍ
287B1
5ꢋ
*1'
QꢀFꢀ
&ꢈ
ꢉ
ꢁ
ꢋ
ꢊ
ꢆꢅ
7;B(1 9
&&
&/.
'$7$ &6
;ꢇ
9
&&ꢄ
DDDꢀꢁꢁꢂꢂꢃꢂ
Fig 4. External components
Table 14. List of components
For application diagram, see Figure 4.
Component Description
C1, C2, C3, C4 capacitor
Value
10 nF
100 nF
10 F
0
Size
Supplier: Part No.
SMD 0603
SMD 0603
SMD 1206
SMD 0603
SMD 0805
SMD 0603
C5
capacitor
capacitor
resistor
resistor
resistor
C6
R1, R6
R2, R3
R4, R5
0
4.7
BGA3031
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2014. All rights reserved.
Product data sheet
Rev. 2 — 26 February 2014
11 of 23
BGA3031
NXP Semiconductors
DOCSIS 3.0 plus upstream amplifier
Table 14. List of components …continued
For application diagram, see Figure 4.
Component
Description
resistor
Value
Size
Supplier: Part No.
R7
43.3
SMD 0603
R8
resistor
86.6
SMD 0603
T1
input balun
output balun
2-pin header
SMA connector
10-pin header
-
-
-
-
-
-
-
-
-
-
TOKO: #617DB-1714
T2
M/A-COM: MABA-009572-CF18A0
X1
X2, X3
X4
FCI: Minitek
13.2 Graphs
DDDꢀꢁꢁꢂꢂꢃꢆ
DDDꢀꢁꢁꢂꢂꢄꢁ
ꢇꢅ
ꢄꢅ
ꢅ
ꢇꢅ
ꢄꢅ
ꢅ
ꢎꢂꢏ
*
**
Y
ꢎG%ꢏ
Y
ꢎG%ꢏ
ꢎꢇꢏ
ꢎꢈꢏ
ꢎꢄꢏ
ꢎꢆꢏ
ꢎꢄꢏ
ꢎꢆꢏ
ꢎꢈꢏ
ꢍꢄꢅ
ꢍꢇꢅ
ꢍꢄꢅ
ꢍꢇꢅ
ꢅ
ꢆꢅ
ꢄꢅ
ꢈꢅ
ꢇꢅ
ꢂꢅ
ꢉꢅ
ꢁꢅ
ꢅ
ꢄꢅ
ꢇꢅ
ꢉꢅ
ꢋꢅ
ꢆꢅꢅ
JDLQꢃVHWWLQJ
Iꢃꢎ0+]ꢏ
VCC = 5 V; current setting = 3; Tcase = 25 C;
VCC = 5 V; current setting = 3; Tcase = 25 C;
Pi = 30 dBmV.
Pi = 30 dBmV.
(1) f = 5 MHz
(2) f = 42 MHz
(3) f = 85 MHz
(1) gain setting = 5
(2) gain setting = 20
(3) gain setting = 36
(4) gain setting = 50
(5) gain setting = 63
Fig 5. Voltage gain as a function of gain setting;
typical values
Fig 6. Voltage gain as a function of frequency;
typical values
BGA3031
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2014. All rights reserved.
Product data sheet
Rev. 2 — 26 February 2014
12 of 23
BGA3031
NXP Semiconductors
DOCSIS 3.0 plus upstream amplifier
DDDꢀꢁꢁꢂꢂꢄꢇ
DDDꢀꢁꢁꢂꢂꢄꢈ
ꢆ
ꢅ
((
ĮĮ
ꢄ+
ꢎG%Fꢏ
*ꢎGLIꢏ
ꢎG%ꢏ
ꢍꢄꢅ
ꢎꢆꢏ
ꢎꢄꢏ
ꢎꢈꢏ
ꢅꢀꢂ
ꢅ
ꢍꢇꢅ
ꢍꢉꢅ
ꢍꢋꢅ
ꢎꢈꢏ
ꢍꢅꢀꢂ
ꢍꢆ
ꢎꢄꢏ
ꢎꢆꢏ
ꢍꢆꢅꢅ
ꢍꢆꢄꢅ
ꢅ
ꢆꢅ
ꢄꢅ
ꢈꢅ
ꢇꢅ
ꢂꢅ
ꢉꢅ
ꢅ
ꢄꢅ
ꢇꢅ
ꢉꢅ
ꢋꢅ
ꢆꢅꢅ
JDLQꢃVHWWLQJ
Iꢃꢎ0+]ꢏ
VCC = 5 V; current setting = 3; Tcase = 25 C;
Pi = 30 dBmV.
VCC = 5 V; Pi = 30 dBmV; PL = 64 dBmV;
current setting = 3; gain setting = 63.
(1) f = 5 MHz
(2) f = 42 MHz
(3) f = 85 MHz
(1) Tcase = 10 C
(2) case = +25 C
(3) Tcase = +85 C
T
Fig 7. Differential gain error as a function of gain
setting; typical values
Fig 8. Second harmonic level as a function of
frequency; typical values
DDDꢀꢁꢁꢂꢂꢄꢉ
DDDꢀꢁꢁꢂꢂꢄꢊ
ꢅ
ꢅ
ĮĮ
,0'ꢈ
ꢎG%Fꢏ
ꢈ+
ꢎG%Fꢏ
ꢍꢄꢅ
ꢍꢇꢅ
ꢍꢉꢅ
ꢍꢄꢅ
ꢍꢇꢅ
ꢍꢉꢅ
ꢍꢋꢅ
ꢎꢈꢏ
ꢎꢄꢏ
ꢎꢆꢏ
ꢍꢋꢅ
ꢎꢈꢏ
ꢎꢄꢏ
ꢎꢆꢏ
ꢍꢆꢅꢅ
ꢅ
ꢄꢅ
ꢇꢅ
ꢉꢅ
ꢋꢅ
Iꢃꢎ0+]ꢏ
ꢆꢅꢅ
ꢅ
ꢄꢅ
ꢇꢅ
ꢉꢅ
ꢋꢅ
ꢆꢅꢅ
Iꢃꢎ0+]ꢏ
VCC = 5 V; Pi = 30 dBmV; PL = 64 dBmV;
current setting = 3; gain setting = 63.
VCC = 5 V; Pi = 27 dBmV per tone; PL = 61 dBmV per
tone; current setting = 3; gain setting = 63.
(1) Tcase = 10 C
(2) Tcase = +25 C
(1) Tcase = 10 C
(2) Tcase = +25 C
(3)
Tcase = +85 C
(3) Tcase = +85 C
Fig 9. Third harmonic level as a function of
frequency; typical values
Fig 10. Third order intermodulation distortion as a
function of frequency; typical values
BGA3031
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2014. All rights reserved.
Product data sheet
Rev. 2 — 26 February 2014
13 of 23
BGA3031
NXP Semiconductors
DOCSIS 3.0 plus upstream amplifier
DDDꢀꢁꢁꢂꢂꢄꢃ
DDDꢀꢁꢁꢂꢂꢄꢄ
ꢅ
,0'ꢈ
ꢎG%Fꢏ
ꢋꢅ
/ꢎꢆG%ꢏ
ꢎG%P9ꢏ
33
ꢎꢇꢏ
ꢎꢈꢏ
ꢎꢄꢏ
ꢍꢄꢅ
ꢉꢅ
ꢎꢆꢏ
ꢍꢇꢅ
ꢇꢅ
ꢄꢅ
ꢅ
ꢎꢈꢏ
ꢍꢉꢅ
ꢎꢄꢏ
ꢎꢆꢏ
ꢍꢋꢅ
ꢅ
ꢄꢅ
ꢇꢅ
ꢉꢅ
ꢋꢅ
Iꢃꢎ0+]ꢏ
ꢆꢅꢅ
ꢅ
ꢄꢅ
ꢇꢅ
ꢉꢅ
ꢋꢅ
ꢆꢅꢅ
Iꢃꢎ0+]ꢏ
VCC = 5 V; Pi = 30 dBmV per tone; PL = 64 dBmV per
tone; current setting = 3; gain setting = 63.
V
CC = 5 V; current setting = 3; Tcase = 25 C;
Pi = 30 dBmV.
(1) Tcase = 10 C
(1) gain setting = 39
(2) gain setting = 48
(3) gain setting = 54
(4) gain setting = 63
(2)
Tcase = +25 C
(3) Tcase = +85 C
Fig 11. Third order intermodulation distortion as a
function of frequency; typical values
Fig 12. Output power at 1 dB gain compression as a
function of frequency; typical values
DDDꢀꢁꢁꢂꢂꢄꢅ
DDDꢀꢁꢁꢂꢂꢄꢂ
ꢋꢅ
ꢄꢅ
3
1)
ꢎG%ꢏ
/
ꢎG%P9ꢏ
ꢁꢉ
ꢆꢉ
ꢎꢈꢏ
ꢎꢄꢏ
ꢎꢆꢏ
ꢁꢄ
ꢉꢋ
ꢉꢇ
ꢉꢅ
ꢆꢄ
ꢋ
ꢎꢆꢏ
ꢎꢄꢏ
ꢎꢈꢏ
ꢎꢇꢏ
ꢇ
ꢅ
ꢄꢅ
ꢄꢂ
ꢈꢅ
ꢈꢂ
ꢇꢅ
ꢇꢂ
ꢂꢅ
ꢂꢂ
ꢅ
ꢆꢅ
ꢄꢅ
ꢈꢅ
ꢇꢅ
ꢂꢅ
ꢉꢅ
ꢁꢅ
3 ꢃꢎG%P9ꢏ
JDLQꢃVHWWLQJ
L
Tcase = 25 C; VCC = 5 V; f = 85 MHz; gain setting = 63.
Tcase = 25 C; VCC = 5 V; current setting = 3.
(1) f = 5 MHz
(1) current setting = 0
(2) current setting = 1
(3) current setting = 2
(4) current setting = 3
(2) f = 42 MHz
(3) f = 85 MHz
Fig 13. Output power as a function of input power;
typical values
Fig 14. Noise figure as a function of gain setting;
typical values
BGA3031
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2014. All rights reserved.
Product data sheet
Rev. 2 — 26 February 2014
14 of 23
BGA3031
NXP Semiconductors
DOCSIS 3.0 plus upstream amplifier
DDDꢀꢁꢁꢂꢂꢄꢆ
DDDꢀꢁꢁꢂꢂꢅꢁ
ꢄꢅ
1)
ꢅꢀꢇ
ꢅꢀꢈ
ꢅꢀꢄ
ꢅꢀꢆ
ꢅ
,,
&&
ꢎG%ꢏ
ꢎ$ꢏ
ꢎꢇꢏ
ꢎꢈꢏ
ꢎꢄꢏ
ꢆꢉ
ꢆꢄ
ꢋ
ꢎꢈꢏ
ꢎꢄꢏ
ꢎꢆꢏ
ꢎꢆꢏ
ꢇ
ꢅ
ꢅ
ꢆꢅ
ꢄꢅ
ꢈꢅ
ꢇꢅ
ꢂꢅ
ꢉꢅ
ꢁꢅ
ꢅ
ꢆꢅ
ꢄꢅ
ꢈꢅ
ꢇꢅ
ꢂꢅ
ꢉꢅ
ꢁꢅ
JDLQꢃVHWWLQJ
JDLQꢃVHWWLQJ
f = 45 MHz; VCC = 5 V; current setting = 3.
(1) Tcase = 10 C
Tcase = 25 C; VCC = 5 V.
(1) current setting = 0
(2) current setting = 1
(3) current setting = 2
(4) current setting = 3
(2) Tcase = +25 C
(3)
Tcase = +85 C
Fig 15. Noise figure as a function of gain setting;
typical values
Fig 16. Supply current as a function of gain setting;
typical values
DDDꢀꢁꢁꢂꢂꢅꢇ
DDDꢀꢁꢁꢂꢂꢅꢈ
ꢅꢀꢇ
ꢅ
,
5/
LQ
ꢎG%ꢏ
&&
ꢎ$ꢏ
ꢎꢇꢏ
ꢎꢄꢏ
ꢎꢆꢏ
ꢎꢈꢏ
ꢅꢀꢈ
ꢅꢀꢄ
ꢅꢀꢆ
ꢅ
ꢍꢆꢅ
ꢎꢈꢏ
ꢍꢄꢅ
ꢍꢈꢅ
ꢍꢇꢅ
ꢎꢄꢏ
ꢎꢆꢏ
ꢍꢄꢅ
ꢍꢂ
ꢆꢅ
ꢄꢂ
ꢇꢅ
ꢂꢂ
ꢁꢅ
FDVH
ꢋꢂ ꢆꢅꢅ
ꢅ
ꢄꢅ
ꢇꢅ
ꢉꢅ
ꢋꢅ
ꢆꢅꢅ
7
ꢃꢎ&ꢏ
Iꢃꢎ0+]ꢏ
Tcase = 25 C; VCC = 5 V; current setting = 3.
Tcase = 25 C; VCC = 5 V; current setting = 3.
(1) gain setting = 20
(2) gain setting = 44
(3) gain setting = 52
(4) gain setting = 60
(1) gain setting = 5
(2) gain setting = 36
(3) gain setting = 63
Fig 17. Supply current as a function of case
temperature; typical values
Fig 18. Input return loss as a function of frequency;
typical values
BGA3031
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2014. All rights reserved.
Product data sheet
Rev. 2 — 26 February 2014
15 of 23
BGA3031
NXP Semiconductors
DOCSIS 3.0 plus upstream amplifier
DDDꢀꢁꢁꢂꢂꢅꢉ
ꢍꢂ
55//
RXW
ꢎG%ꢏ
ꢍꢆꢅ
ꢍꢆꢂ
ꢍꢄꢅ
ꢍꢄꢂ
ꢍꢈꢅ
ꢍꢈꢂ
ꢎꢈꢏ
ꢎꢆꢏ
ꢎꢄꢏ
ꢅ
ꢄꢅ
ꢇꢅ
ꢉꢅ
ꢋꢅ
ꢆꢅꢅ
Iꢃꢎ0+]ꢏ
ꢆꢄꢅ
Tcase = 25 C; VCC = 5 V; current setting = 3.
(1) gain setting = 5
(2) gain setting = 63
(3) amplifier disabled (TX_EN LOW)
Fig 19. Output return loss as a function of frequency; typical values
DDDꢀꢁꢇꢁꢉꢂꢈ
DDDꢀꢁꢇꢁꢉꢂꢉ
ꢍꢇꢅ
$&/5
ꢎG%Fꢏ
ꢍꢇꢅ
$&/5
ꢎG%Fꢏ
ꢍꢂꢅ
ꢍꢂꢅ
ꢎꢇꢏ
ꢎꢈꢏ
ꢎꢄꢏ
ꢎꢆꢏ
ꢎꢇꢏ
ꢎꢈꢏ
ꢎꢄꢏ
ꢎꢆꢏ
ꢍꢉꢅ
ꢍꢁꢅ
ꢍꢋꢅ
ꢍꢉꢅ
ꢍꢁꢅ
ꢍꢋꢅ
ꢅ
ꢄꢅ
ꢇꢅ
ꢉꢅ
ꢋꢅ
ꢆꢅꢅ
ꢅ
ꢄꢅ
ꢇꢅ
ꢉꢅ
ꢋꢅ
Iꢃꢎ0+]ꢏ
ꢆꢅꢅ
Iꢃꢎ0+]ꢏ
One carrier 64-QAM; Tcase = 25 C; VCC = 5 V;
Two carrier 64-QAM; Tcase = 25 C; VCC = 5 V;
max. current; Pi = 29 dBmV.
max. current; Pi = 29 dBmV.
(1) PL = 57 dBmV
(1) PL = 57 dBmV
(2) PL = 60 dBmV
(2) PL = 60 dBmV
(3) PL = 61 dBmV
(3) PL = 61 dBmV
(4) DOCSIS 3.0 specification
(4) DOCSIS 3.0 specification
Fig 20. Adjacent channel leakage ratio as a function of
frequency; typical values
Fig 21. Adjacent channel leakage ratio as a function of
frequency; typical values
BGA3031
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2014. All rights reserved.
Product data sheet
Rev. 2 — 26 February 2014
16 of 23
BGA3031
NXP Semiconductors
DOCSIS 3.0 plus upstream amplifier
DDDꢀꢁꢇꢁꢉꢂꢊ
DDDꢀꢁꢇꢁꢉꢂꢃ
ꢍꢇꢅ
$&/5
ꢎG%Fꢏ
ꢍꢇꢅ
$&/5
ꢎG%Fꢏ
ꢎꢇꢏ
ꢍꢂꢅ
ꢍꢉꢅ
ꢍꢁꢅ
ꢍꢋꢅ
ꢍꢂꢅ
ꢎꢆꢏ
ꢎꢈꢏ
ꢎꢄꢏ
ꢍꢉꢅ
ꢍꢁꢅ
ꢍꢋꢅ
ꢎꢆꢏ
ꢎꢄꢏ
ꢎꢈꢏ
ꢅ
ꢄꢅ
ꢇꢅ
ꢉꢅ
ꢋꢅ
Iꢃꢎ0+]ꢏ
ꢆꢅꢅ
ꢅ
ꢄꢅ
ꢇꢅ
ꢉꢅ
ꢋꢅ
ꢆꢅꢅ
Iꢃꢎ0+]ꢏ
Four carrier 64-QAM; Tcase = 25 C; VCC = 5 V;
Eight carrier 64-QAM; Tcase = 25 C; VCC = 5 V;
max. current; Pi = 29 dBmV.
max. current; Pi = 29 dBmV.
(1) PL = 57 dBmV
(1) PL = 57 dBmV
(2) PL = 60 dBmV
(3) PL = 61 dBmV
(2) PL = 60 dBmV
(3) PL = 61 dBmV
(4) DOCSIS 3.0 specification
Fig 22. Adjacent channel leakage ratio as a function of
frequency; typical values
Fig 23. Adjacent channel leakage ratio as a function of
frequency; typical values
DDDꢀꢁꢇꢁꢉꢂꢄ
DDDꢀꢁꢇꢁꢉꢂꢅ
ꢍꢇꢅ
ꢍꢇꢅ
$&/5
ꢎG%Fꢏ
$&/5
ꢎG%Fꢏ
ꢎꢇꢏ
ꢍꢂꢅ
ꢍꢂꢅ
ꢍꢉꢅ
ꢍꢁꢅ
ꢍꢋꢅ
ꢎꢈꢏ
ꢎꢆꢏ
ꢎꢄꢏ
ꢎꢇꢏ
ꢎꢆꢏ
ꢎꢈꢏ
ꢎꢄꢏ
ꢍꢉꢅ
ꢍꢁꢅ
ꢍꢋꢅ
ꢅ
ꢄꢅ
ꢇꢅ
ꢉꢅ
ꢋꢅ
ꢆꢅꢅ
ꢅ
ꢄꢅ
ꢇꢅ
ꢉꢅ
ꢋꢅ
ꢆꢅꢅ
Iꢃꢎ0+]ꢏ
Iꢃꢎ0+]ꢏ
One carrier QPSK; Tcase = 25 C; VCC = 5 V;
Two carrier QPSK; Tcase = 25 C; VCC = 5 V;
max. current; Pi = 33 dBmV.
max. current; Pi = 33 dBmV.
(1) PL = 61 dBmV
(1) PL = 61 dBmV
(2) PL = 64 dBmV
(2) PL = 64 dBmV
(3) PL = 65 dBmV
(3) PL = 65 dBmV
(4) DOCSIS 3.0 specification
(4) DOCSIS 3.0 specification
Fig 24. Adjacent channel leakage ratio as a function of
frequency; typical values
Fig 25. Adjacent channel leakage ratio as a function of
frequency; typical values
BGA3031
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2014. All rights reserved.
Product data sheet
Rev. 2 — 26 February 2014
17 of 23
BGA3031
NXP Semiconductors
DOCSIS 3.0 plus upstream amplifier
DDDꢀꢁꢇꢁꢉꢂꢂ
DDDꢀꢁꢇꢁꢉꢂꢆ
ꢍꢇꢅ
$&/5
ꢎG%Fꢏ
ꢍꢇꢅ
$&/5
ꢎG%Fꢏ
ꢍꢂꢅ
ꢍꢂꢅ
ꢎꢇꢏ
ꢎꢈꢏ
ꢎꢄꢏ
ꢎꢆꢏ
ꢎꢈꢏ
ꢎꢄꢏ
ꢎꢆꢏ
ꢍꢉꢅ
ꢍꢁꢅ
ꢍꢋꢅ
ꢍꢉꢅ
ꢍꢁꢅ
ꢍꢋꢅ
ꢅ
ꢄꢅ
ꢇꢅ
ꢉꢅ
ꢋꢅ
Iꢃꢎ0+]ꢏ
ꢆꢅꢅ
ꢅ
ꢄꢅ
ꢇꢅ
ꢉꢅ
ꢋꢅ
ꢆꢅꢅ
Iꢃꢎ0+]ꢏ
Four carrier QPSK; Tcase = 25 C; VCC = 5 V;
Eight carrier QPSK; Tcase = 25 C; VCC = 5 V;
max. current; Pi = 33 dBmV.
max. current; Pi = 33 dBmV.
(1) PL = 61 dBmV
(1) PL = 61 dBmV
(2) PL = 64 dBmV
(3) PL = 65 dBmV
(2) PL = 64 dBmV
(3) PL = 65 dBmV
(4) DOCSIS 3.0 specification
Fig 26. Adjacent channel leakage ratio as a function of
frequency; typical values
Fig 27. Adjacent channel leakage ratio as a function of
frequency; typical values
BGA3031
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2014. All rights reserved.
Product data sheet
Rev. 2 — 26 February 2014
18 of 23
BGA3031
NXP Semiconductors
DOCSIS 3.0 plus upstream amplifier
14. Package outline
+94)1ꢀꢁꢉꢄSODVWLFꢄWKHUPDOꢄHQKDQFHGꢄYHU\ꢄWKLQꢄTXDGꢄIODWꢄSDFNDJHꢊꢄQRꢄOHDGVꢊꢄ
ꢀꢁꢄWHUPLQDOVꢊꢄERG\ꢄꢋꢄ[ꢄꢋꢄ[ꢄꢁꢌꢍꢋꢄPPꢄ
627ꢇꢇꢀꢈꢃꢄ
%ꢃ $ꢃ
'ꢃ
WHUPLQDOꢃꢆꢃ
LQGH[ꢃDUHDꢃ
$ꢃ
$
ꢆꢃ
(ꢃ
Fꢃ
GHWDLOꢃ;ꢃ
&ꢃ
H
ꢆꢃ
\ꢃ
\
ꢆꢃ
Hꢃ
Eꢃ
Yꢃ 0ꢃ
Zꢃ 0ꢃ
&ꢃ $ꢃ %ꢃ
&ꢃ
&ꢃ
ꢇꢄ
ꢃꢁꢄ
/ꢃ
ꢃꢃꢄ
ꢋꢄ
ꢃꢄ
Hꢃ
H
(
ꢄꢃ
Kꢃ
ꢃꢋꢄ
WHUPLQDOꢃꢆꢃ
LQGH[ꢃDUHDꢃ
ꢀꢁꢄ
ꢃꢇꢄ
;ꢃ
'
Kꢃ
ꢅꢃ
ꢄꢀꢂꢃ
VFDOHꢃ
ꢂꢃPPꢃ
',0(16,216ꢄꢅPPꢄDUHꢄWKHꢄRULJLQDOꢄGLPHQVLRQVꢆꢄ
ꢅꢃꢆ
$
ꢄ
ꢅꢃꢆꢄ
ꢅꢃꢆꢄ
81,7ꢄ
$
Eꢄ
Fꢄ
(
Hꢄ
H
H
\ꢄ
'
'
(
/ꢄ
Yꢄ
ꢅꢀꢆꢃ
Zꢄ
\
ꢃꢄ
Kꢄ
ꢃꢄ
ꢀꢄ
Kꢄ
ꢃꢄ
PD[ꢌꢄ
ꢅꢀꢅꢂꢃ ꢅꢀꢈꢋꢃ
ꢅꢀꢅꢅꢃ ꢅꢀꢄꢈꢃ
ꢂꢀꢆꢃ ꢈꢀꢄꢂꢃ ꢂꢀꢆꢃ ꢈꢀꢄꢂꢃ
ꢇꢀꢊꢃ ꢄꢀꢊꢂꢃ ꢇꢀꢊꢃ ꢄꢀꢊꢂꢃ
ꢅꢀꢁꢂꢃ
ꢅꢀꢂꢅꢃ
PPꢃ
ꢅꢀꢅꢂꢃ
ꢅꢀꢆꢃ
ꢄꢀꢉꢃ
ꢄꢀꢉꢃ
ꢆꢃ
ꢅꢀꢄꢃ
ꢅꢀꢉꢂꢃ
ꢅꢀꢅꢂꢃ
1RWHꢄ
ꢆꢀꢃ3ODVWLFꢃRUꢃPHWDOꢃSURWUXVLRQVꢃRIꢃꢅꢀꢅꢁꢂꢃPPꢃPD[LPXPꢃSHUꢃVLGHꢃDUHꢃQRWꢃLQFOXGHGꢀꢃꢃ
ꢄ5()(5(1&(6ꢄ
287/,1(ꢄ
9(56,21ꢄ
(8523($1ꢄ
352-(&7,21ꢄ
,668(ꢄ'$7(ꢄ
ꢄ,(&ꢄ
ꢄ-('(&ꢄ
02ꢍꢄꢄꢅꢃ
ꢄ-(,7$ꢄ
ꢅꢆꢍꢅꢋꢍꢅꢋꢃ
ꢅꢄꢍꢆꢅꢍꢄꢄꢃ
ꢃ627ꢉꢉꢄꢍꢆꢃ
ꢍꢃꢍꢃꢍꢃ
ꢍꢃꢍꢃꢍꢃ
Fig 28. Package outline SOT662-1 (HVQFN20)
BGA3031
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2014. All rights reserved.
Product data sheet
Rev. 2 — 26 February 2014
19 of 23
BGA3031
NXP Semiconductors
DOCSIS 3.0 plus upstream amplifier
15. Handling information
15.1 Moisture sensitivity
Table 15. Moisture sensitivity level
Test methodology
Class
JESD-22-A113
1
16. Abbreviations
Table 16. Abbreviations
Acronym
CATV
CW
Description
Community Antenna TeleVision
Continuous Wave
ESD
ElectroStatic Discharge
HVQFN
QAM
QPSK
SMA
Heatsink Very thin Quad Flat pack No leads
Quadrature Amplitude Modulation
Quadrature Phase-Shift Keying
SubMiniature version A
SMD
Tx
Surface-Mounted Device
Transmission
VoIP
Voice over Internet Protocol
17. Revision history
Table 17. Revision history
Document ID
BGA3031 v.2
Modifications
Release date
20140226
Data sheet status
Change notice
Supersedes
Product data sheet
-
BGA3031 v.1
• Section 1 on page 1: section updated
• Section 2 on page 1: section updated
• Section 3 on page 2: application added
• Table 2 on page 2: table added
• Table 13 on page 10: table added
• Section 13.2 on page 12: several figures added
BGA3031 v.1
20130815 Product data sheet
-
-
BGA3031
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2014. All rights reserved.
Product data sheet
Rev. 2 — 26 February 2014
20 of 23
BGA3031
NXP Semiconductors
DOCSIS 3.0 plus upstream amplifier
18. Legal information
18.1 Data sheet status
Document status[1][2]
Product status[3]
Development
Definition
Objective [short] data sheet
This document contains data from the objective specification for product development.
This document contains data from the preliminary specification.
This document contains the product specification.
Preliminary [short] data sheet Qualification
Product [short] data sheet Production
[1]
[2]
[3]
Please consult the most recently issued document before initiating or completing a design.
The term ‘short data sheet’ is explained in section “Definitions”.
The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status
information is available on the Internet at URL http://www.nxp.com.
Suitability for use — NXP Semiconductors products are not designed,
18.2 Definitions
authorized or warranted to be suitable for use in life support, life-critical or
safety-critical systems or equipment, nor in applications where failure or
malfunction of an NXP Semiconductors product can reasonably be expected
to result in personal injury, death or severe property or environmental
damage. NXP Semiconductors and its suppliers accept no liability for
inclusion and/or use of NXP Semiconductors products in such equipment or
applications and therefore such inclusion and/or use is at the customer’s own
risk.
Draft — The document is a draft version only. The content is still under
internal review and subject to formal approval, which may result in
modifications or additions. NXP Semiconductors does not give any
representations or warranties as to the accuracy or completeness of
information included herein and shall have no liability for the consequences of
use of such information.
Short data sheet — A short data sheet is an extract from a full data sheet
with the same product type number(s) and title. A short data sheet is intended
for quick reference only and should not be relied upon to contain detailed and
full information. For detailed and full information see the relevant full data
sheet, which is available on request via the local NXP Semiconductors sales
office. In case of any inconsistency or conflict with the short data sheet, the
full data sheet shall prevail.
Applications — Applications that are described herein for any of these
products are for illustrative purposes only. NXP Semiconductors makes no
representation or warranty that such applications will be suitable for the
specified use without further testing or modification.
Customers are responsible for the design and operation of their applications
and products using NXP Semiconductors products, and NXP Semiconductors
accepts no liability for any assistance with applications or customer product
design. It is customer’s sole responsibility to determine whether the NXP
Semiconductors product is suitable and fit for the customer’s applications and
products planned, as well as for the planned application and use of
customer’s third party customer(s). Customers should provide appropriate
design and operating safeguards to minimize the risks associated with their
applications and products.
Product specification — The information and data provided in a Product
data sheet shall define the specification of the product as agreed between
NXP Semiconductors and its customer, unless NXP Semiconductors and
customer have explicitly agreed otherwise in writing. In no event however,
shall an agreement be valid in which the NXP Semiconductors product is
deemed to offer functions and qualities beyond those described in the
Product data sheet.
NXP Semiconductors does not accept any liability related to any default,
damage, costs or problem which is based on any weakness or default in the
customer’s applications or products, or the application or use by customer’s
third party customer(s). Customer is responsible for doing all necessary
testing for the customer’s applications and products using NXP
Semiconductors products in order to avoid a default of the applications and
the products or of the application or use by customer’s third party
customer(s). NXP does not accept any liability in this respect.
18.3 Disclaimers
Limited warranty and liability — Information in this document is believed to
be accurate and reliable. However, NXP Semiconductors does not give any
representations or warranties, expressed or implied, as to the accuracy or
completeness of such information and shall have no liability for the
consequences of use of such information. NXP Semiconductors takes no
responsibility for the content in this document if provided by an information
source outside of NXP Semiconductors.
Limiting values — Stress above one or more limiting values (as defined in
the Absolute Maximum Ratings System of IEC 60134) will cause permanent
damage to the device. Limiting values are stress ratings only and (proper)
operation of the device at these or any other conditions above those given in
the Recommended operating conditions section (if present) or the
Characteristics sections of this document is not warranted. Constant or
repeated exposure to limiting values will permanently and irreversibly affect
the quality and reliability of the device.
In no event shall NXP Semiconductors be liable for any indirect, incidental,
punitive, special or consequential damages (including - without limitation - lost
profits, lost savings, business interruption, costs related to the removal or
replacement of any products or rework charges) whether or not such
damages are based on tort (including negligence), warranty, breach of
contract or any other legal theory.
Terms and conditions of commercial sale — NXP Semiconductors
products are sold subject to the general terms and conditions of commercial
sale, as published at http://www.nxp.com/profile/terms, unless otherwise
agreed in a valid written individual agreement. In case an individual
agreement is concluded only the terms and conditions of the respective
agreement shall apply. NXP Semiconductors hereby expressly objects to
applying the customer’s general terms and conditions with regard to the
purchase of NXP Semiconductors products by customer.
Notwithstanding any damages that customer might incur for any reason
whatsoever, NXP Semiconductors’ aggregate and cumulative liability towards
customer for the products described herein shall be limited in accordance
with the Terms and conditions of commercial sale of NXP Semiconductors.
Right to make changes — NXP Semiconductors reserves the right to make
changes to information published in this document, including without
limitation specifications and product descriptions, at any time and without
notice. This document supersedes and replaces all information supplied prior
to the publication hereof.
No offer to sell or license — Nothing in this document may be interpreted or
construed as an offer to sell products that is open for acceptance or the grant,
conveyance or implication of any license under any copyrights, patents or
other industrial or intellectual property rights.
BGA3031
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2014. All rights reserved.
Product data sheet
Rev. 2 — 26 February 2014
21 of 23
BGA3031
NXP Semiconductors
DOCSIS 3.0 plus upstream amplifier
Export control — This document as well as the item(s) described herein
may be subject to export control regulations. Export might require a prior
authorization from competent authorities.
product for such automotive applications, use and specifications, and (b)
whenever customer uses the product for automotive applications beyond
NXP Semiconductors’ specifications such use shall be solely at customer’s
own risk, and (c) customer fully indemnifies NXP Semiconductors for any
liability, damages or failed product claims resulting from customer design and
use of the product for automotive applications beyond NXP Semiconductors’
standard warranty and NXP Semiconductors’ product specifications.
Quick reference data — The Quick reference data is an extract of the
product data given in the Limiting values and Characteristics sections of this
document, and as such is not complete, exhaustive or legally binding.
Non-automotive qualified products — Unless this data sheet expressly
states that this specific NXP Semiconductors product is automotive qualified,
the product is not suitable for automotive use. It is neither qualified nor tested
in accordance with automotive testing or application requirements. NXP
Semiconductors accepts no liability for inclusion and/or use of
Translations — A non-English (translated) version of a document is for
reference only. The English version shall prevail in case of any discrepancy
between the translated and English versions.
non-automotive qualified products in automotive equipment or applications.
18.4 Trademarks
Notice: All referenced brands, product names, service names and trademarks
are the property of their respective owners.
In the event that customer uses the product for design-in and use in
automotive applications to automotive specifications and standards, customer
(a) shall use the product without NXP Semiconductors’ warranty of the
19. Contact information
For more information, please visit: http://www.nxp.com
For sales office addresses, please send an email to: salesaddresses@nxp.com
BGA3031
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2014. All rights reserved.
Product data sheet
Rev. 2 — 26 February 2014
22 of 23
BGA3031
NXP Semiconductors
DOCSIS 3.0 plus upstream amplifier
20. Contents
1
2
3
4
5
6
General description. . . . . . . . . . . . . . . . . . . . . . 1
Features and benefits . . . . . . . . . . . . . . . . . . . . 1
Applications . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2
Quick reference data . . . . . . . . . . . . . . . . . . . . . 2
Ordering information. . . . . . . . . . . . . . . . . . . . . 3
Functional diagram . . . . . . . . . . . . . . . . . . . . . . 3
7
7.1
7.2
Pinning information. . . . . . . . . . . . . . . . . . . . . . 4
Pinning . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4
Pin description . . . . . . . . . . . . . . . . . . . . . . . . . 4
8
8.1
8.2
8.2.1
8.2.2
8.2.3
8.3
Functional description . . . . . . . . . . . . . . . . . . . 5
Logic programming. . . . . . . . . . . . . . . . . . . . . . 5
Register settings. . . . . . . . . . . . . . . . . . . . . . . . 6
Register address . . . . . . . . . . . . . . . . . . . . . . . 6
Gain/attenuator setting . . . . . . . . . . . . . . . . . . . 6
Output stage current setting . . . . . . . . . . . . . . . 6
Tx enable / Tx disable . . . . . . . . . . . . . . . . . . . 7
9
Limiting values. . . . . . . . . . . . . . . . . . . . . . . . . . 7
Thermal characteristics . . . . . . . . . . . . . . . . . . 8
Static characteristics. . . . . . . . . . . . . . . . . . . . . 8
Dynamic characteristics . . . . . . . . . . . . . . . . . . 9
10
11
12
13
13.1
13.2
Application information. . . . . . . . . . . . . . . . . . 11
External components . . . . . . . . . . . . . . . . . . . 11
Graphs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12
14
Package outline . . . . . . . . . . . . . . . . . . . . . . . . 19
Handling information. . . . . . . . . . . . . . . . . . . . 20
Moisture sensitivity . . . . . . . . . . . . . . . . . . . . . 20
Abbreviations. . . . . . . . . . . . . . . . . . . . . . . . . . 20
Revision history. . . . . . . . . . . . . . . . . . . . . . . . 20
15
15.1
16
17
18
Legal information. . . . . . . . . . . . . . . . . . . . . . . 21
Data sheet status . . . . . . . . . . . . . . . . . . . . . . 21
Definitions. . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
Disclaimers. . . . . . . . . . . . . . . . . . . . . . . . . . . 21
Trademarks. . . . . . . . . . . . . . . . . . . . . . . . . . . 22
18.1
18.2
18.3
18.4
19
20
Contact information. . . . . . . . . . . . . . . . . . . . . 22
Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23
Please be aware that important notices concerning this document and the product(s)
described herein, have been included in section ‘Legal information’.
© NXP B.V. 2014.
All rights reserved.
For more information, please visit: http://www.nxp.com
For sales office addresses, please send an email to: salesaddresses@nxp.com
Date of release: 26 February 2014
Document identifier: BGA3031
相关型号：
BGA310
Silicon Bipolar MMIC-Amplifier (Cascadable 50 W-gain block 9 dB typical gain at 1.0 GHz 9 dBm typical P-1dB at 1.0 GHz 3 dB-bandwidth: DC to 2.4 GHz)
INFINEON
BGA312
Silicon Bipolar MMIC-Amplifier (Cascadable 50 W-gain block 11 dB typical gain at 1.0 GHz 9 dBm typical P-1dB at 1.0 GHz)
INFINEON
BGA318
Silicon Bipolar MMIC-Amplifier (Cascadable 50 W-gain block 16 dB typical gain at 1.0 GHz 12 dBm typical P-1dB at 1.0 GHz)
INFINEON
BGA324
The Atmel SAMA5D3 series is a high-performance, power-efficient embedded MPU based on the ARM® Cortexâ¢-A5 processor, achieving 536 MHz with power consumption levels below 0.5 mW in low-power mode.
ATMEL
BGA420
Si-MMIC-Amplifierin SIEGET 25-Technologie (Cascadable 50 ヘ-gain block Unconditionally stable)
INFINEON
BGA420E6327XT
Wide Band Low Power Amplifier, 100MHz Min, 1800MHz Max, GREEN, SOT-343, 4 PIN
INFINEON
©2020 ICPDF网 联系我们和版权申明