BUK7Y53-100B [NXP]
N-channel TrenchMOS standard level FET; N沟道的TrenchMOS标准水平FET
| 型号： | BUK7Y53-100B |
| 厂家： | 
NXP |
| 描述： | N-channel TrenchMOS standard level FET |
| 文件： | 总13页 (文件大小：217K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
BUK7Y53-100B
N-channel TrenchMOS standard level FET
Rev. 02 — 11 February 2010
Objective data sheet
1. Product profile
1.1 General description
Standard level N-channel enhancement mode Field-Effect Transistor (FET) in a plastic
package using NXP High-Performance Automotive (HPA) TrenchMOS technology. This
product has been designed and qualified to the appropriate AEC standard for use in
automotive critical applications.
1.2 Features and benefits
Q101 compliant
Suitable for thermally demanding
environments due to 175 °C rating
Suitable for standard level gate drive
sources
1.3 Applications
12 V, 24 V and 42 V loads
Automotive systems
DC-to-DC converters
Engine management
General purpose power switching
Solenoid drivers
Transmission control
1.4 Quick reference data
Table 1.
Quick reference
Symbol Parameter
Conditions
drain-source voltage Tj ≥ 25 °C; Tj ≤ 175 °C
Min
Typ
Max Unit
VDS
ID
-
-
-
-
100
V
A
drain current
VGS = 10 V; Tmb = 25 °C;
see Figure 1 and 3
24.8
Ptot
total power
dissipation
Tmb = 25 °C; see Figure 2
-
-
-
-
85
-
W
Dynamic characteristics
QGD gate-drain charge
ID = 10 A; VDS = 80 V;
VGS = 10 V; see Figure 15
8.5
40
nC
mΩ
Static characteristics
RDSon
drain-source
on-state resistance
VGS = 10 V; ID = 10 A;
Tj = 25 °C;
53
see Figure 12 and 13
Avalanche ruggedness
EDS(AL)S non-repetitive
drain-source
ID = 24.8 A; Vsup ≤ 100 V;
RGS = 50 Ω; VGS = 10 V;
Tj(init) = 25 °C; unclamped
-
-
81
mJ
avalanche energy
BUK7Y53-100B
NXP Semiconductors
N-channel TrenchMOS standard level FET
2. Pinning information
Table 2.
Pinning information
Pin
1
Symbol Description
Simplified outline
Graphic symbol
c
source
mb
D
2
S
S
G
D
source
3
source
G
4
gate
mbb076
S
mb
mounting base; connected to drain
1
2 3 4
SOT669 (LFPAK)
3. Ordering information
Table 3.
Ordering information
Type number
Package
Name
Description
plastic single-ended surface-mounted package (LFPAK); 4 leads
Version
BUK7Y53-100B
LFPAK
SOT669
4. Limiting values
Table 4.
Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134).
Symbol
VDS
Parameter
Conditions
Min
Max
100
Unit
drain-source voltage
drain-gate voltage
gate-source voltage
drain current
Tj ≥ 25 °C; Tj ≤ 175 °C
RGS = 20 kΩ
-
V
VDGR
VGS
-
100
20
V
-20
V
ID
Tmb = 25 °C; VGS = 10 V; see Figure 1 and 3
Tmb = 100 °C; VGS = 10 V; see Figure 1
Tmb = 25 °C; tp ≤ 10 µs; pulsed; see Figure 3
-
24.8
17.6
99
A
-
A
IDM
Ptot
Tstg
Tj
peak drain current
-
A
total power dissipation Tmb = 25 °C; see Figure 2
storage temperature
-
85
W
°C
°C
-55
-55
175
175
junction temperature
Source-drain diode
IS
source current
peak source current
Tmb = 25 °C
-
-
24.8
99
A
A
ISM
tp ≤ 10 µs; pulsed; Tmb = 25 °C
Avalanche ruggedness
EDS(AL)S non-repetitive
ID = 24.8 A; Vsup ≤ 100 V; RGS = 50 Ω; VGS = 10 V;
-
-
81
-
mJ
J
drain-source avalanche Tj(init) = 25 °C; unclamped
energy
[1][2][3]
EDS(AL)R
repetitive drain-source see Figure 4
avalanche energy
[1] Single-pulse avalanche rating limited by maximum junction temperature of 175 °C.
[2] Repetitive avalanche rating limited by an average junction temperature of 170 °C.
BUK7Y53-100B_2
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2010. All rights reserved.
Objective data sheet
Rev. 02 — 11 February 2010
2 of 13
BUK7Y53-100B
NXP Semiconductors
N-channel TrenchMOS standard level FET
[3] Refer to application note AN10273 for further information.
003aac515
03na19
120
30
ID
P
(A)
der
(%)
80
20
10
0
40
0
0
50
100
150
200
0
50
100
150
200
T
mb (°C)
T
mb
(°C)
Fig 2. Normalized total power dissipation as a
function of mounting base temperature
Fig 1. Continuous drain current as a function of
mounting base temperature
003aad637
103
I
D (A)
102
Limit RDSon = VDS / ID
tp = 10 μs
100 μs
10
1
DC
1 ms
10 ms
100 ms
10-1
10-1
1
10
102
103
VDS (V)
Fig 3. Safe operating area; continuous and peak drain currents as a function of drain-source voltage
BUK7Y53-100B_2
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2010. All rights reserved.
Objective data sheet
Rev. 02 — 11 February 2010
3 of 13
BUK7Y53-100B
NXP Semiconductors
N-channel TrenchMOS standard level FET
003aac494
102
IAL
(A)
(1)
10
(2)
(3)
1
10-1
10-2
10-3
10-2
10-1
1
10
tAL (ms)
Fig 4. Single-pulse and repetitive avalanche rating; avalanche current as a function of avalanche time
5. Thermal characteristics
Table 5.
Symbol
Rth(j-mb)
Thermal characteristics
Parameter
Conditions
Min
Typ
Max
Unit
thermal resistance from see Figure 5
junction to mounting
base
-
-
1.76
K/W
003aac482
10
Zth (j-mb)
(K/W)
δ = 0.5
1
0.2
0.1
t
0.05
p
P
δ =
10-1
T
0.02
t
t
p
single shot
T
10-2
10-6
10-5
10-4
10-3
10-2
10-1
1
tp (s)
Fig 5. Transient thermal impedance from junction to mounting base as a function of pulse duration
BUK7Y53-100B_2
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2010. All rights reserved.
Objective data sheet
Rev. 02 — 11 February 2010
4 of 13
BUK7Y53-100B
NXP Semiconductors
N-channel TrenchMOS standard level FET
6. Characteristics
Table 6.
Symbol
Characteristics
Parameter
Conditions
Min
Typ
Max
Unit
Static characteristics
V(BR)DSS
drain-source
breakdown voltage
ID = 250 µA; VGS = 0 V; Tj = 25 °C
ID = 250 µA; VGS = 0 V; Tj = -55 °C
100
90
2
-
-
V
V
V
-
-
VGS(th)
gate-source threshold ID = 1 mA; VDS = VGS; Tj = 25 °C;
3
4
voltage
see Figure 10 and 11
ID = 1 mA; VDS = VGS; Tj = -55 °C;
see Figure 10
-
-
-
4.4
-
V
V
ID = 1 mA; VDS = VGS; Tj = 175 °C;
see Figure 10
1
IDSS
drain leakage current
gate leakage current
VDS = 100 V; VGS = 0 V; Tj = 25 °C
VDS = 100 V; VGS = 0 V; Tj = 175 °C
VDS = 0 V; VGS = 20 V; Tj = 25 °C
VDS = 0 V; VGS = -20 V; Tj = 25 °C
-
-
-
-
-
0.02
1
µA
µA
nA
nA
mΩ
-
500
100
100
138
IGSS
2
2
-
RDSon
drain-source on-state
resistance
VGS = 10 V; ID = 10 A; Tj = 175 °C;
see Figure 12 and 13
VGS = 10 V; ID = 10 A; Tj = 25 °C;
see Figure 12 and 13
-
40
53
mΩ
Dynamic characteristics
QG(tot)
QGS
QGD
Ciss
total gate charge
gate-source charge
gate-drain charge
input capacitance
output capacitance
ID = 10 A; VDS = 80 V; VGS = 10 V;
see Figure 15
-
-
-
-
-
-
22
-
nC
nC
nC
pF
pF
pF
4.3
8.5
1100
142
63
-
-
VGS = 0 V; VDS = 25 V; f = 1 MHz;
Tj = 25 °C; see Figure 16
1467
170
86
Coss
Crss
reverse transfer
capacitance
td(on)
tr
td(off)
tf
turn-on delay time
rise time
VDS = 30 V; RL = 3 Ω; VGS = 10 V;
RG(ext) = 10 Ω
-
-
-
-
15.3
7.8
34
-
-
-
-
ns
ns
ns
ns
turn-off delay time
fall time
7.7
Source-drain diode
VSD
source-drain voltage
IS = 15 A; VGS = 25 V; Tj = 25 °C;
see Figure 14
-
0.85
1.2
V
trr
reverse recovery time
recovered charge
IS = 20 A; dIS/dt = -100 A/µs; VGS = 0 V;
VDS = 30 V
-
-
56
-
-
ns
Qr
155
nC
BUK7Y53-100B_2
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2010. All rights reserved.
Objective data sheet
Rev. 02 — 11 February 2010
5 of 13
BUK7Y53-100B
NXP Semiconductors
N-channel TrenchMOS standard level FET
003aad632
003aad631
300
30
4.1
4.4
VGS (V) = 4.6
10
VGS (V) = 5.0
ID
(A)
24
RDSon
(m
)
Ω
4.8
4.8
200
100
0
18
12
6
4.6
4.4
5.0
10
4.1
0
0
5
10
15
20
0
1
2
3
4
5
I
D (A)
VDS (V)
Fig 7. Drain-source on-state resistance as a function
of drain current; typical values
Fig 6. Output characteristics: drain current as a
function of drain-source voltage; typical values
003aad638
003aad633
20
25
ID
gfs
(A)
(S)
20
15
10
15
10
5
T = 175 C
°
j
25 C
°
5
0
0
0
7
14
21
28
0
2
4
6
ID (A)
V
GS (V)
Fig 9. Forward transconductance as a function of
drain current; typical values
Fig 8. Transfer characteristics: drain current as a
function of gate-source voltage; typical values
BUK7Y53-100B_2
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2010. All rights reserved.
Objective data sheet
Rev. 02 — 11 February 2010
6 of 13
BUK7Y53-100B
NXP Semiconductors
N-channel TrenchMOS standard level FET
03aa32
03aa35
−1
−2
−3
−4
−5
−6
5
10
I
V
D
GS(th)
(A)
(V)
min
typ
max
4
10
10
10
10
10
max
3
2
1
0
typ
min
−60
0
60
120
180
0
2
4
6
T (°C)
V
GS
(V)
j
Fig 11. Sub-threshold drain current as a function of
gate-source voltage
Fig 10. Gate-source threshold voltage as a function of
junction temperature
03aa29
003aad639
3
150
RDSON
a
(m
Ω
)
2
100
50
0
1
0
-60
0
60
120
180
2
8
14
20
T ( C)
V
GS (V)
°
j
Fig 12. Normalized drain-source on-state resistance
factor as a function of junction temperature
Fig 13. Drain-source on-state resistance as a function
of gate-source voltage; typical values
BUK7Y53-100B_2
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2010. All rights reserved.
Objective data sheet
Rev. 02 — 11 February 2010
7 of 13
BUK7Y53-100B
NXP Semiconductors
N-channel TrenchMOS standard level FET
003aad635
003aad634
10
VGS
(V)
25
IS
(A)
8
6
4
2
0
20
15
10
VDS = 14 V
VDS = 80 V
Tj = 175 C 25 C
°
°
5
0
0
6
12
18
24
0
0.4
0.8
1.2
Q
G (nC)
VSD (V)
Fig 14. Source (diode forward) current as a function of
source-drain (diode forward) voltage; typical
values
Fig 15. Gate-source voltage as a function of gate
charge; typical values
003aad636
104
C
(pF)
103
102
10
Ciss
Coss
Crss
10-1
1
10
102
VDS (V)
Fig 16. Input, output and reverse transfer capacitances as a function of drain-source voltage; typical values
BUK7Y53-100B_2
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2010. All rights reserved.
Objective data sheet
Rev. 02 — 11 February 2010
8 of 13
BUK7Y53-100B
NXP Semiconductors
N-channel TrenchMOS standard level FET
7. Package outline
Plastic single-ended surface-mounted package (LFPAK); 4 leads
SOT669
A
2
E
A
C
c
E
1
b
2
2
b
3
L
1
mounting
base
b
4
D
1
D
H
L
2
1
2
3
4
X
e
w
M
c
A
b
1/2 e
A
(A )
3
C
A
1
θ
L
detail X
y
C
0
2.5
5 mm
scale
DIMENSIONS (mm are the original dimensions)
(1)
D
(1)
D
(1)
(1)
1
A
A
A
H
L
L
L
2
w
y
θ
UNIT
A
b
b
b
b
c
c
E
E
1
e
1
2
3
1
2
3
4
2
max
1.20 0.15 1.10
1.01 0.00 0.95
0.50 4.41 2.2 0.9 0.25 0.30 4.10
0.35 3.62 2.0 0.7 0.19 0.24 3.80
5.0 3.3
4.8 3.1
6.2 0.85 1.3 1.3
5.8 0.40 0.8 0.8
8°
0°
mm
0.25
4.20
1.27
0.25 0.1
Note
1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
REFERENCES
OUTLINE
EUROPEAN
PROJECTION
ISSUE DATE
VERSION
IEC
JEDEC
JEITA
04-10-13
06-03-16
SOT669
MO-235
Fig 17. Package outline SOT669 (LFPAK)
BUK7Y53-100B_2
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2010. All rights reserved.
Objective data sheet
Rev. 02 — 11 February 2010
9 of 13
BUK7Y53-100B
NXP Semiconductors
N-channel TrenchMOS standard level FET
8. Revision history
Table 7.
Revision history
Document ID
Release date
Data sheet status
Change notice
Supersedes
BUK7Y53-100B_2
Modifications:
20100211
Objective data sheet
-
BUK7Y53-100B_1
• Various changes to content.
20081229 Objective data sheet
BUK7Y53-100B_1
-
-
BUK7Y53-100B_2
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2010. All rights reserved.
Objective data sheet
Rev. 02 — 11 February 2010
10 of 13
BUK7Y53-100B
NXP Semiconductors
N-channel TrenchMOS standard level FET
9. Legal information
9.1 Data sheet status
Document status [1][2]
Product status[3]
Development
Definition
Objective [short] data sheet
This document contains data from the objective specification for product development.
This document contains data from the preliminary specification.
This document contains the product specification.
Preliminary [short] data sheet Qualification
Product [short] data sheet Production
[1]
[2]
[3]
Please consult the most recently issued document before initiating or completing a design.
The term 'short data sheet' is explained in section "Definitions".
The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product
status information is available on the Internet at URL http://www.nxp.com.
Suitability for use — NXP Semiconductors products are not designed,
9.2 Definitions
authorized or warranted to be suitable for use in medical, military, aircraft,
space or life support equipment, nor in applications where failure or
malfunction of an NXP Semiconductors product can reasonably be expected
to result in personal injury, death or severe property or environmental
damage. NXP Semiconductors accepts no liability for inclusion and/or use of
NXP Semiconductors products in such equipment or applications and
therefore such inclusion and/or use is at the customer’s own risk.
Draft — The document is a draft version only. The content is still under
internal review and subject to formal approval, which may result in
modifications or additions. NXP Semiconductors does not give any
representations or warranties as to the accuracy or completeness of
information included herein and shall have no liability for the consequences of
use of such information.
Applications — Applications that are described herein for any of these
products are for illustrative purposes only. NXP Semiconductors makes no
representation or warranty that such applications will be suitable for the
specified use without further testing or modification.
Short data sheet — A short data sheet is an extract from a full data sheet
with the same product type number(s) and title. A short data sheet is intended
for quick reference only and should not be relied upon to contain detailed and
full information. For detailed and full information see the relevant full data
sheet, which is available on request via the local NXP Semiconductors sales
office. In case of any inconsistency or conflict with the short data sheet, the
full data sheet shall prevail.
NXP Semiconductors does not accept any liability related to any default,
damage, costs or problem which is based on a weakness or default in the
customer application/use or the application/use of customer’s third party
customer(s) (hereinafter both referred to as “Application”). It is customer’s
sole responsibility to check whether the NXP Semiconductors product is
suitable and fit for the Application planned. Customer has to do all necessary
testing for the Application in order to avoid a default of the Application and the
product. NXP Semiconductors does not accept any liability in this respect.
Product specification — The information and data provided in a Product
data sheet shall define the specification of the product as agreed between
NXP Semiconductors and its customer, unless NXP Semiconductors and
customer have explicitly agreed otherwise in writing. In no event however,
shall an agreement be valid in which the NXP Semiconductors product is
deemed to offer functions and qualities beyond those described in the
Product data sheet.
Quick reference data — The Quick reference data is an extract of the
product data given in the Limiting values and Characteristics sections of this
document, and as such is not complete, exhaustive or legally binding.
9.3 Disclaimers
Limiting values — Stress above one or more limiting values (as defined in
the Absolute Maximum Ratings System of IEC 60134) will cause permanent
damage to the device. Limiting values are stress ratings only and (proper)
operation of the device at these or any other conditions above those given in
the Recommended operating conditions section (if present) or the
Characteristics sections of this document is not warranted. Constant or
repeated exposure to limiting values will permanently and irreversibly affect
the quality and reliability of the device.
Limited warranty and liability — Information in this document is believed to
be accurate and reliable. However, NXP Semiconductors does not give any
representations or warranties, expressed or implied, as to the accuracy or
completeness of such information and shall have no liability for the
consequences of use of such information.
In no event shall NXP Semiconductors be liable for any indirect, incidental,
punitive, special or consequential damages (including - without limitation - lost
profits, lost savings, business interruption, costs related to the removal or
replacement of any products or rework charges) whether or not such
damages are based on tort (including negligence), warranty, breach of
contract or any other legal theory.
Terms and conditions of commercial sale — NXP Semiconductors
products are sold subject to the general terms and conditions of commercial
sale, as published at http://www.nxp.com/profile/terms, unless otherwise
agreed in a valid written individual agreement. In case an individual
agreement is concluded only the terms and conditions of the respective
agreement shall apply. NXP Semiconductors hereby expressly objects to
applying the customer’s general terms and conditions with regard to the
purchase of NXP Semiconductors products by customer.
Notwithstanding any damages that customer might incur for any reason
whatsoever, NXP Semiconductors’ aggregate and cumulative liability towards
customer for the products described herein shall be limited in accordance
with the Terms and conditions of commercial sale of NXP Semiconductors.
No offer to sell or license — Nothing in this document may be interpreted or
construed as an offer to sell products that is open for acceptance or the grant,
conveyance or implication of any license under any copyrights, patents or
other industrial or intellectual property rights.
Right to make changes — NXP Semiconductors reserves the right to make
changes to information published in this document, including without
limitation specifications and product descriptions, at any time and without
notice. This document supersedes and replaces all information supplied prior
to the publication hereof.
BUK7Y53-100B_2
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2010. All rights reserved.
Objective data sheet
Rev. 02 — 11 February 2010
11 of 13
BUK7Y53-100B
NXP Semiconductors
N-channel TrenchMOS standard level FET
Export control — This document as well as the item(s) described herein may
be subject to export control regulations. Export might require a prior
authorization from national authorities.
customer uses the product for automotive applications beyond NXP
Semiconductors’ specifications such use shall be solely at customer’s own
risk, and (c) customer fully indemnifies NXP Semiconductors for any liability,
damages or failed product claims resulting from customer design and use of
the product for automotive applications beyond NXP Semiconductors’
standard warranty and NXP Semiconductors’ product specifications.
Non-automotive qualified products — Unless the data sheet of an NXP
Semiconductors product expressly states that the product is automotive
qualified, the product is not suitable for automotive use. It is neither qualified
nor tested in accordance with automotive testing or application requirements.
NXP Semiconductors accepts no liability for inclusion and/or use of
non-automotive qualified products in automotive equipment or applications. In
the event that customer uses the product for design-in and use in automotive
applications to automotive specifications and standards, customer (a) shall
use the product without NXP Semiconductors’ warranty of the product for
such automotive applications, use and specifications, and (b) whenever
9.4 Trademarks
Notice: All referenced brands, product names, service names and trademarks
are the property of their respective owners.
TrenchMOS — is a trademark of NXP B.V.
10. Contact information
For more information, please visit: http://www.nxp.com
For sales office addresses, please send an email to: salesaddresses@nxp.com
BUK7Y53-100B_2
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2010. All rights reserved.
Objective data sheet
Rev. 02 — 11 February 2010
12 of 13
BUK7Y53-100B
NXP Semiconductors
N-channel TrenchMOS standard level FET
11. Contents
1
Product profile . . . . . . . . . . . . . . . . . . . . . . . . . . .1
1.1
1.2
1.3
1.4
General description . . . . . . . . . . . . . . . . . . . . . .1
Features and benefits. . . . . . . . . . . . . . . . . . . . .1
Applications . . . . . . . . . . . . . . . . . . . . . . . . . . . .1
Quick reference data . . . . . . . . . . . . . . . . . . . . .1
2
3
4
5
6
7
8
Pinning information. . . . . . . . . . . . . . . . . . . . . . .2
Ordering information. . . . . . . . . . . . . . . . . . . . . .2
Limiting values. . . . . . . . . . . . . . . . . . . . . . . . . . .2
Thermal characteristics . . . . . . . . . . . . . . . . . . .4
Characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . .5
Package outline . . . . . . . . . . . . . . . . . . . . . . . . . .9
Revision history. . . . . . . . . . . . . . . . . . . . . . . . .10
9
Legal information. . . . . . . . . . . . . . . . . . . . . . . .11
Data sheet status . . . . . . . . . . . . . . . . . . . . . . .11
Definitions. . . . . . . . . . . . . . . . . . . . . . . . . . . . .11
Disclaimers. . . . . . . . . . . . . . . . . . . . . . . . . . . .11
Trademarks. . . . . . . . . . . . . . . . . . . . . . . . . . . .12
9.1
9.2
9.3
9.4
10
Contact information. . . . . . . . . . . . . . . . . . . . . .12
Please be aware that important notices concerning this document and the product(s)
described herein, have been included in section ‘Legal information’.
© NXP B.V. 2010.
All rights reserved.
For more information, please visit: http://www.nxp.com
For sales office addresses, please send an email to: salesaddresses@nxp.com
Date of release: 11 February 2010
Document identifier: BUK7Y53-100B_2
相关型号：
©2020 ICPDF网 联系我们和版权申明