HEC4094BT,118 [NXP]

IC 4000/14000/40000 SERIES, 8-BIT RIGHT SERIAL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT, PDSO16, PLASTIC, SOT-109-1, SO-16, Shift Register;
HEC4094BT,118
型号: HEC4094BT,118
厂家: NXP    NXP
描述:

IC 4000/14000/40000 SERIES, 8-BIT RIGHT SERIAL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT, PDSO16, PLASTIC, SOT-109-1, SO-16, Shift Register

光电二极管 输出元件 逻辑集成电路 触发器
文件: 总19页 (文件大小:803K)
中文:  中文翻译
下载:  下载PDF数据表文档文件
HEF4094B  
8-stage shift-and-store register  
Rev. 12 — 25 March 2016  
Product data sheet  
1. General description  
The HEF4094B is an 8-stage serial shift register. It has a storage latch associated with  
each stage for strobing data from the serial input to parallel buffered 3-state outputs  
QP0 to QP7. The parallel outputs may be connected directly to common bus lines. Data is  
shifted on positive-going clock transitions. The data in each shift register stage is  
transferred to the storage register when the strobe (STR) input is HIGH. Data in the  
storage register appears at the outputs whenever the output enable (OE) signal is HIGH.  
Two serial outputs (QS1 and QS2) are available for cascading a number of HEF4094B  
devices. Serial data is available at QS1 on positive-going clock edges to allow high-speed  
operation in cascaded systems with a fast clock rise time. The same serial data is  
available at QS2 on the next negative going clock edge. This is used for cascading  
HEF4094B devices when the clock has a slow rise time.  
It operates over a recommended VDD power supply range of 3 V to 15 V referenced to VSS  
(usually ground). Unused inputs must be connected to VDD, VSS, or another input.  
2. Features and benefits  
Fully static operation  
5 V, 10 V, and 15 V parametric ratings  
Standardized symmetrical output characteristics  
Specified from 40 C to +85 C and 40 C to +125 C  
Complies with JEDEC standard JESD 13-B  
3. Ordering information  
Table 1.  
Ordering information  
All types operate from 40 C to +125 C.  
Type number  
Package  
Name  
Description  
Version  
HEF4094BT  
HEF4094BTS  
HEF4094BTT  
SO16  
plastic small outline package; 16 leads; body width 3.9 mm  
plastic shrink small outline package; 16 leads; body width 5.3 mm  
plastic thin shrink small outline package; 16 leads; body width 4.4 mm  
SOT109-1  
SOT338-1  
SOT403-1  
SSOP16  
TSSOP16  
 
 
 
HEF4094B  
Nexperia  
8-stage shift-and-store register  
4. Functional diagram  
&3  
675  
46ꢅ  
46ꢄ  
43ꢆ  
43ꢅ  
ꢅꢆ  
'
ꢀꢁ67$*(ꢂ6+,)7ꢂ  
46ꢄ  
ꢅꢆ  
&3  
5(*,67(5  
43ꢄ  
43ꢃ  
43ꢇ  
43ꢈ  
43ꢉ  
43ꢊ  
46ꢅ  
'
675  
ꢀꢁ%,7ꢂ6725$*(ꢂ  
5(*,67(5  
ꢅꢇ  
ꢅꢃ  
ꢅꢄ  
ꢅꢅ  
2(  
ꢅꢈ  
ꢃꢁ67$7(ꢂ2873876  
2(  
ꢅꢈ  
43ꢆ 43ꢅ 43ꢄ 43ꢃ 43ꢇ 43ꢈ 43ꢉ 43ꢊ  
ꢅꢇ  
ꢅꢃ  
ꢅꢄ  
ꢅꢅ  
ꢀꢀꢁDDIꢁꢁꢂ  
ꢀꢀꢁDDIꢁꢁꢁ  
Fig 1. Functional diagram  
Fig 2. Logic symbol  
67$*(ꢂꢆ  
67$*(6ꢂꢅꢂ72ꢂꢉ  
67$*(ꢂꢊ  
'
'
4
'
4
'
4
46ꢅ  
&3  
&3  
'
4
46ꢄ  
))ꢂꢆ  
))ꢂꢊ  
&3  
&3  
/(  
/$7&+  
'
4
'
4
/(  
/(  
/$7&+ꢂꢆ  
/$7&+ꢂꢊ  
675  
2(  
ꢀꢀꢁDDJꢃꢂꢂ  
43ꢆ  
43ꢄ  
43ꢇ  
43ꢉ  
43ꢅ  
43ꢃ  
43ꢈ  
43ꢊ  
Fig 3. Logic diagram  
HEF4094B  
All information provided in this document is subject to legal disclaimers.  
©
Nexperia B.V. 2017. All rights reserved  
Product data sheet  
Rev. 12 — 25 March 2016  
2 of 19  
 
HEF4094B  
Nexperia  
8-stage shift-and-store register  
5. Pinning information  
5.1 Pinning  
+()ꢀꢁꢂꢀ%  
ꢅꢉ  
ꢅꢈ  
ꢅꢇ  
ꢅꢃ  
ꢅꢄ  
ꢅꢅ  
ꢅꢆ  
675  
'
9
''  
2(  
&3  
43ꢇ  
43ꢈ  
43ꢉ  
43ꢊ  
46ꢄ  
46ꢅ  
43ꢆ  
43ꢅ  
43ꢄ  
43ꢃ  
9
66  
DDDꢄꢀꢀꢃꢅꢅꢅ  
Fig 4. Pin configuration SOT109-1, SOT338-1 and SOT403-1  
5.2 Pin description  
Table 2.  
Symbol  
STR  
Pin description  
Pin  
Description  
1
strobe input  
D
2
data input  
CP  
3
clock input  
QP0 to QP7  
VSS  
4, 5, 6, 7, 14, 13, 12, 11  
parallel output  
ground supply voltage  
serial output  
8
QS1  
9
QS2  
10  
15  
16  
serial output  
OE  
output enable input  
supply voltage  
VDD  
HEF4094B  
All information provided in this document is subject to legal disclaimers.  
©
Nexperia B.V. 2017. All rights reserved  
Product data sheet  
Rev. 12 — 25 March 2016  
3 of 19  
 
 
 
HEF4094B  
Nexperia  
8-stage shift-and-store register  
6. Functional description  
Table 3.  
Function table[1]  
Inputs  
Parallel outputs  
Serial outputs  
CP  
OE  
L
STR  
X
D
X
X
X
L
QP0  
Z
QPn  
QS1  
Q6S  
NC  
QS2  
NC  
Z
L
X
Z
Z
Q7S  
NC  
H
H
H
H
L
NC  
L
NC  
Q6S  
Q6S  
Q6S  
NC  
H
QPn 1  
QPn 1  
NC  
NC  
H
H
H
H
NC  
H
NC  
Q7S  
[1] At the positive clock edge, the information in the 7th register stage is transferred to the 8th register stage and the QSn outputs.  
H = HIGH voltage level; L = LOW voltage level; X = don’t care;  
= positive-going transition; = negative-going transition;  
Z = HIGH-impedance OFF-state; NC = no change;  
Q6S = the data in register stage 6 before the LOW to HIGH clock transition;  
Q7S = the data in register stage 7 before the HIGH to LOW clock transition.  
&/2&.ꢂ,1387  
'$7$ꢂ,1387  
6752%(ꢂ,1387  
287387ꢂ(1$%/(ꢂ,1387  
,17(51$/ꢂ4ꢆ6ꢂꢌ))ꢂꢆꢍ  
=ꢁVWDWH  
287387ꢂ43ꢆ  
,17(51$/ꢂ4ꢉ6ꢂꢌ))ꢂꢉꢍ  
=ꢁVWDWH  
287387ꢂ43ꢉ  
6(5,$/ꢂ287387ꢂ46ꢅ  
6(5,$/ꢂ287387ꢂ46ꢄ  
ꢀꢀꢁDDIꢁꢁꢃ  
Fig 5. Timing diagram  
HEF4094B  
All information provided in this document is subject to legal disclaimers.  
©
Nexperia B.V. 2017. All rights reserved  
Product data sheet  
Rev. 12 — 25 March 2016  
4 of 19  
 
 
HEF4094B  
Nexperia  
8-stage shift-and-store register  
7. Limiting values  
Table 4.  
Limiting values  
In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to VSS = 0 V (ground).  
Symbol Parameter  
Conditions  
Min  
Max  
+18  
Unit  
V
VDD  
IIK  
supply voltage  
0.5  
input clamping current  
input voltage  
VI < 0.5 V or VI > VDD + 0.5 V  
VO < 0.5 V or VO > VDD + 0.5 V  
-
10  
mA  
V
VI  
0.5  
VDD + 0.5  
10  
IOK  
II/O  
IDD  
Tstg  
Tamb  
Ptot  
P
output clamping current  
input/output current  
supply current  
-
mA  
mA  
mA  
C  
-
10  
-
65  
40  
-
50  
storage temperature  
ambient temperature  
total power dissipation  
power dissipation  
+150  
+125  
500  
C  
[1]  
SO16, SSOP16 and TSSOP16  
per output  
mW  
mW  
-
100  
[1] For SO16 package: Ptot derates linearly with 8 mW/K above 70 C.  
For (T)SSOP16 package: Ptot derates linearly with 5.5 mW/K above 60 C.  
8. Recommended operating conditions  
Table 5.  
Symbol  
VDD  
Recommended operating conditions  
Parameter  
Conditions  
Min  
Typ  
Max  
15  
Unit  
supply voltage  
3
-
-
-
-
-
-
V
VI  
input voltage  
0
VDD  
+125  
3.75  
0.5  
V
Tamb  
ambient temperature  
input transition rise and fall rate  
in free air  
40  
C  
t/V  
VDD = 5 V  
VDD = 10 V  
VDD = 15 V  
-
-
-
s/V  
s/V  
s/V  
0.08  
HEF4094B  
All information provided in this document is subject to legal disclaimers.  
©
Nexperia B.V. 2017. All rights reserved  
Product data sheet  
Rev. 12 — 25 March 2016  
5 of 19  
 
 
 
 
HEF4094B  
Nexperia  
8-stage shift-and-store register  
9. Static characteristics  
Table 6.  
Static characteristics  
VSS = 0 V; VI = VSS or VDD; unless otherwise specified.  
Symbol Parameter  
Conditions  
VDD  
Tamb = 40 C Tamb = +25 C Tamb = +85 C Tamb = +125 C Unit  
Min  
Max  
Min  
Max  
-
Min  
Max  
Min  
Max  
VIH  
HIGH-level  
input voltage  
IO< 1 A  
IO< 1 A  
IO< 1 A  
IO< 1 A  
5 V  
3.5  
-
-
3.5  
3.5  
-
-
3.5  
-
-
V
V
V
V
V
V
V
V
V
V
V
V
10 V  
15 V  
5 V  
7.0  
7.0  
-
7.0  
7.0  
11.0  
-
11.0  
-
11.0  
-
11.0  
-
VIL  
LOW-level  
input voltage  
-
1.5  
3.0  
4.0  
-
-
1.5  
3.0  
4.0  
-
-
1.5  
3.0  
4.0  
-
-
1.5  
3.0  
4.0  
-
10 V  
15 V  
5 V  
-
-
-
-
-
-
-
-
VOH  
VOL  
IOH  
HIGH-level  
output voltage  
4.95  
4.95  
4.95  
4.95  
10 V  
15 V  
5 V  
9.95  
-
9.95  
-
9.95  
-
9.95  
-
14.95  
-
14.95  
-
14.95  
-
14.95  
-
LOW-level  
output voltage  
-
0.05  
0.05  
0.05  
1.7  
0.64  
1.6  
4.2  
-
-
0.05  
0.05  
0.05  
1.4  
0.5  
1.3  
3.4  
-
-
0.05  
0.05  
0.05  
1.1  
0.36  
0.9  
2.4  
-
-
0.05  
0.05  
0.05  
10 V  
15 V  
5 V  
-
-
-
-
-
-
-
-
HIGH-level  
output current  
VO = 2.5 V  
VO = 4.6 V  
VO = 9.5 V  
VO = 13.5 V  
VO = 0.4 V  
VO = 0.5 V  
VO = 1.5 V  
-
-
-
-
-
1.1 mA  
0.36 mA  
0.9 mA  
2.4 mA  
5 V  
-
-
-
-
-
-
10 V  
15 V  
5 V  
-
-
-
-
-
IOL  
LOW-level  
output current  
0.64  
1.6  
4.2  
-
0.5  
1.3  
3.4  
-
0.36  
0.9  
2.4  
-
0.36  
0.9  
2.4  
-
-
-
mA  
mA  
mA  
A  
10 V  
15 V  
15 V  
-
-
-
-
-
-
-
IOZ  
OFF-state  
output current  
QPn output  
is HIGH;  
0.4  
0.4  
12  
12  
VO = 15 V  
II  
input leakage  
current  
15 V  
-
0.1  
-
0.1  
-
1.0  
-
1.0 A  
IDD  
supply current all valid input 5 V  
combinations;  
-
-
-
-
5
10  
20  
-
-
-
-
-
5
-
-
-
-
150  
300  
600  
-
-
-
-
-
150 A  
300 A  
600 A  
10 V  
15 V  
10  
20  
7.5  
IO = 0 A  
CI  
input  
-
pF  
capacitance  
HEF4094B  
All information provided in this document is subject to legal disclaimers.  
©
Nexperia B.V. 2017. All rights reserved  
Product data sheet  
Rev. 12 — 25 March 2016  
6 of 19  
 
 
HEF4094B  
Nexperia  
8-stage shift-and-store register  
10. Dynamic characteristics  
Table 7.  
Dynamic characteristics  
VSS = 0 V; Tamb = 25 C; for test circuit see Figure 10; unless otherwise specified.  
Symbol Parameter  
Conditions  
VDD  
5 V  
Extrapolation formula  
108 ns + (0.55 ns/pF)CL  
54 ns + (0.23 ns/pF)CL  
42 ns + (0.16 ns/pF)CL  
78 ns + (0.55 ns/pF)CL  
39 ns + (0.23 ns/pF)CL  
32 ns + (0.16 ns/pF)CL  
138 ns + (0.55 ns/pF)CL  
64 ns + (0.23 ns/pF)CL  
47 ns + (0.16 ns/pF)CL  
83 ns + (0.55 ns/pF)CL  
39 ns + (0.23 ns/pF)CL  
27 ns + (0.16 ns/pF)CL  
78 ns + (0.55 ns/pF)CL  
39 ns + (0.23 ns/pF)CL  
32 ns + (0.16 ns/pF)CL  
78 ns + (0.55 ns/pF)CL  
39 ns + (0.23 ns/pF)CL  
32 ns + (0.16 ns/pF)CL  
123 ns + (0.55 ns/pF)CL  
59 ns + (0.23 ns/pF)CL  
47 ns + (0.16 ns/pF)CL  
73 ns + (0.55 ns/pF)CL  
34 ns + (0.23 ns/pF)CL  
27 ns + (0.16 ns/pF)CL  
10 ns + (1.00 ns/pF)CL  
9 ns + (0.42 ns/pF)CL  
6 ns + (0.28 ns/pF)CL  
Min  
-
Typ  
135  
65  
Max Unit  
270 ns  
130 ns  
100 ns  
210 ns  
100 ns  
[1]  
[1]  
[1]  
tPHL  
HIGH to LOW  
CP to QS1;  
see Figure 6  
propagation delay  
10 V  
15 V  
5 V  
-
-
50  
CP to QS2;  
see Figure 6  
-
105  
50  
10 V  
15 V  
5 V  
-
-
40  
80  
ns  
CP to QPn;  
see Figure 6  
-
165  
75  
330 ns  
150 ns  
110 ns  
220 ns  
100 ns  
10 V  
15 V  
5 V  
-
-
55  
STR to QPn;  
see Figure 7  
-
110  
50  
10 V  
15 V  
5 V  
-
-
35  
70  
ns  
tPLH  
LOW to HIGH  
CP to QS1;  
see Figure 6  
-
105  
50  
210 ns  
100 ns  
propagation delay,  
10 V  
15 V  
5 V  
-
-
40  
80  
ns  
CP to QS2;  
see Figure 6  
-
105  
50  
210 ns  
100 ns  
10 V  
15 V  
5 V  
-
-
40  
80  
ns  
CP to QPn;  
see Figure 6  
-
150  
70  
300 ns  
140 ns  
110 ns  
200 ns  
10 V  
15 V  
5 V  
-
-
55  
STR to QPn;  
see Figure 7  
-
100  
45  
10 V  
15 V  
5 V  
-
90  
70  
ns  
ns  
-
35  
tt  
transition time  
-
60  
120 ns  
10 V  
15 V  
5 V  
-
30  
60  
40  
80  
50  
40  
80  
50  
40  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
-
20  
tPZH  
tPZL  
tPHZ  
OFF-state to HIGH  
propagation delay  
OE to QPn;  
see Figure 8  
-
40  
10 V  
15 V  
5 V  
-
25  
-
20  
OFF-state to LOW  
propagation delay  
OE to QPn;  
see Figure 8  
-
40  
10 V  
15 V  
5 V  
-
25  
-
20  
HIGH to OFF-state  
propagation delay  
OE to QPn;  
see Figure 8  
-
75  
150 ns  
10 V  
15 V  
-
40  
80  
60  
ns  
ns  
-
30  
HEF4094B  
All information provided in this document is subject to legal disclaimers.  
©
Nexperia B.V. 2017. All rights reserved  
Product data sheet  
Rev. 12 — 25 March 2016  
7 of 19  
 
HEF4094B  
Nexperia  
8-stage shift-and-store register  
Table 7.  
Dynamic characteristics …continued  
VSS = 0 V; Tamb = 25 C; for test circuit see Figure 10; unless otherwise specified.  
Symbol Parameter  
Conditions  
VDD  
5 V  
Extrapolation formula  
Min  
-
Typ  
80  
40  
30  
30  
10  
5
Max Unit  
tPLZ  
tsu  
th  
LOW to OFF-state  
propagation delay  
OE to QPn;  
see Figure 8  
160 ns  
10 V  
15 V  
5 V  
-
80  
60  
-
ns  
-
ns  
set-up time  
D to CP;  
see Figure 9  
60  
20  
15  
+5  
20  
20  
60  
30  
24  
40  
30  
24  
5
ns  
10 V  
15 V  
5 V  
-
ns  
-
ns  
hold time  
D to CP;  
see Figure 9  
15  
5
-
ns  
10 V  
15 V  
-
ns  
5
-
ns  
tW  
pulse width  
minimum LOW 5 V  
clock pulse;  
see Figure 6  
30  
15  
12  
20  
15  
12  
10  
22  
28  
-
ns  
10 V  
15 V  
-
ns  
-
ns  
minimumHIGH 5 V  
strobe pulse;  
see Figure 7  
-
ns  
10 V  
-
ns  
15 V  
5 V  
-
ns  
fmax  
maximum frequency see Figure 6  
-
MHz  
MHz  
MHz  
10 V  
15 V  
11  
14  
-
-
[1] The typical values of the propagation delay and transition times are calculated from the extrapolation formulas shown (CL in pF).  
Table 8.  
Dynamic power dissipation  
VSS = 0 V; tr = tf 20 ns; Tamb = 25 C.  
Symbol  
Parameter  
VDD  
5 V  
Typical formula for PD (W)  
PD = 2100 fi + (fo CL) VDD  
PD = 9700 fi + (fo CL) VDD  
where:  
2
2
PD  
dynamic power  
dissipation  
fi = input frequency in MHz,  
fo = output frequency in MHz,  
CL = output load capacitance in pF,  
10 V  
15 V  
2
PD = 26000 fi + (fo CL) VDD  
VDD = supply voltage in V,  
(fo CL) = sum of the outputs.  
HEF4094B  
All information provided in this document is subject to legal disclaimers.  
©
Nexperia B.V. 2017. All rights reserved  
Product data sheet  
Rev. 12 — 25 March 2016  
8 of 19  
HEF4094B  
Nexperia  
8-stage shift-and-store register  
11. Waveforms  
ꢅꢎI  
PD[  
9
,
&3ꢂLQSXW  
43Qꢏꢂ46ꢅꢂRXWSXW  
46ꢄꢂRXWSXW  
9
0
*1'  
W
:
W
W
3+/  
3/+  
9
2+  
9
0
9
2/  
W
W
3+/  
3/+  
9
2+  
9
0
9
2/  
ꢀꢀꢁDDIꢁꢁꢆ  
Measurement points are given in Table 9.  
Logic levels: VOL and VOH are typical output voltage levels that occur with the output load.  
Fig 6. Clock to outputs propagation delays, and clock pulse width and maximum frequency  
Table 9.  
Measurement points  
Supply voltage  
VDD  
Input  
VM  
Output  
VM  
VX  
VY  
5 V to 15 V  
0.5VDD  
0.5VDD  
0.1VDD  
0.9VDD  
9
,
675ꢂLQSXW  
9
0
*1'  
W
:
W
W
3+/  
3/+  
9
2+  
43QꢂRXWSXW  
9
0
9
2/  
ꢀꢀꢁDDMꢀꢇꢈ  
Measurement points are given in Table 9.  
Logic levels: VOL and VOH are typical output voltage levels that occur with the output load.  
Fig 7. Strobe to output propagation delays, and strobe pulse width, set up and hold times  
HEF4094B  
All information provided in this document is subject to legal disclaimers.  
©
Nexperia B.V. 2017. All rights reserved  
Product data sheet  
Rev. 12 — 25 March 2016  
9 of 19  
 
 
HEF4094B  
Nexperia  
8-stage shift-and-store register  
9
,
9
0
2(ꢂLQSXW  
*1'  
W
3=/  
W
3/=  
9
''  
RXWSXWꢂ  
9
/2:ꢁWRꢁ2))ꢂ  
2))ꢁWRꢁ/2:  
0
9
;
9
2/  
W
W
3+=  
3=+  
9
2+  
9
<
RXWSXWꢂ  
+,*+ꢁWRꢁ2))ꢂ  
2))ꢁWRꢁ+,*+  
9
0
*1'  
RXWSXWVꢂ  
HQDEOHG  
RXWSXWVꢂ  
HQDEOHG  
RXWSXWVꢂ  
GLVDEOHG  
ꢀꢀꢁDDLꢇꢉꢇ  
Measurement points are given in Table 9.  
Logic levels: VOL and VOH are typical output voltage levels that occur with the output load.  
Fig 8. 3-state output enable and disable times for OE input  
9
,
9
&3ꢂLQSXW  
0
*1'  
W
W
VX  
VX  
W
W
K
K
9
,
9
'ꢂLQSXW  
0
*1'  
9
2+  
9
43Qꢏꢂ46ꢅꢏꢂ46ꢄꢂRXWSXW  
0
9
2/  
ꢀꢀꢁDDIꢁꢁꢇ  
Measurement points are given in Table 9.  
Logic levels: VOL and VOH are typical output voltage levels that occur with the output load.  
Fig 9. Data input data set up and hold times  
HEF4094B  
All information provided in this document is subject to legal disclaimers.  
©
Nexperia B.V. 2017. All rights reserved  
Product data sheet  
Rev. 12 — 25 March 2016  
10 of 19  
HEF4094B  
Nexperia  
8-stage shift-and-store register  
W
:
9
,
ꢋꢆꢂꢐ  
ꢋꢆꢂꢐ  
QHJDWLYHꢂ  
SXOVH  
9
9
9
0
0
0
ꢅꢆꢂꢐ  
ꢅꢆꢂꢐ  
ꢆꢂ9  
W
W
U
I
W
W
I
U
9
,
ꢋꢆꢂꢐ  
ꢋꢆꢂꢐ  
SRVLWLYHꢂ  
SXOVH  
9
0
ꢅꢆꢂꢐ  
ꢅꢆꢂꢐ  
ꢆꢂ9  
W
:
ꢀꢀꢁDDMꢃꢈꢁ  
a. Input waveform  
9
(;7  
9
''  
5
/
9
9
2
,
*
'87  
5
7
&
/
ꢀꢀꢁDDMꢂꢁꢇ  
b. Test circuit  
Test and measurement data is given in Table 10.  
Definitions test circuit:  
DUT = Device Under Test.  
RL = Load resistance;  
CL = Load capacitance including jig and probe capacitance.  
RT = Termination resistance should be equal to output impedance Zo of the pulse generator.  
VEXT = External voltage for measuring switching times.  
Fig 10. Test circuit  
Table 10. Test data  
Supply voltage Input  
VEXT  
Load  
CL  
VDD  
VI  
tr, tf  
tPHL, tPLH  
open  
tPHZ, tPZH  
tPLZ, tPZL  
RL  
5 V to 15 V  
VSS or VDD  
20 ns  
VSS  
VDD  
50 pF  
1 k  
HEF4094B  
All information provided in this document is subject to legal disclaimers.  
©
Nexperia B.V. 2017. All rights reserved  
Product data sheet  
Rev. 12 — 25 March 2016  
11 of 19  
 
HEF4094B  
Nexperia  
8-stage shift-and-store register  
12. Application information  
Some examples of applications for the HEF4094B are:  
Serial-to-parallel data conversion  
Remote control holding register  
',*,7$//<ꢂ&21752//('ꢂ  
(48,30(17ꢂ  
',*,7$//<ꢂ&21752//('ꢂ  
',*,7$//<ꢂ&21752//('ꢂ  
(48,30(17  
(48,30(17  
ꢌ5(48,5(6ꢂ&217,18286ꢂ  
',*,7$/ꢂ&21752/ꢍ  
43ꢆ  
43ꢊ  
46ꢄ  
43ꢆ  
43ꢊ  
46ꢄ  
43ꢆ  
43ꢊ  
+()ꢀꢁꢂꢀ%  
675 &3  
+()ꢀꢁꢂꢀ%  
+()ꢀꢁꢂꢀ%  
'
'
'
675  
&3  
675  
&3  
&21752/ꢂ  
$1'ꢂ  
6<1&ꢂ  
&,5&8,75<  
GDWD  
FORFN  
IURPꢂUHPRWHꢂ  
FRQWUROꢂSDQHO  
ꢀꢀꢁDDHꢅꢅꢅ  
Fig 11. Remote control holding register  
HEF4094B  
All information provided in this document is subject to legal disclaimers.  
©
Nexperia B.V. 2017. All rights reserved  
Product data sheet  
Rev. 12 — 25 March 2016  
12 of 19  
 
HEF4094B  
Nexperia  
8-stage shift-and-store register  
13. Package outline  
62ꢅꢊꢋꢃSODVWLFꢃVPDOOꢃRXWOLQHꢃSDFNDJHꢌꢃꢅꢊꢃOHDGVꢌꢃERG\ꢃZLGWKꢃꢇꢄꢂꢃPPꢃ  
627ꢅꢁꢂꢍꢅꢃ  
'ꢂ  
(ꢂ  
$ꢂ  
;ꢂ  
Fꢂ  
\ꢂ  
+ꢂ  
(ꢂ  
Yꢂ 0ꢂ  
$ꢂ  
=ꢂ  
ꢅꢉꢂ  
ꢋꢂ  
4ꢂ  
$ꢂ  
ꢄꢂ  
$ꢂ  
ꢌ$ꢂꢂꢍꢂ  
ꢃꢂ  
$ꢂ  
ꢅꢂ  
SLQꢂꢅꢂLQGH[ꢂ  
șꢂ  
/ꢂ  
Sꢂ  
/ꢂ  
ꢅꢂ  
ꢀꢂ  
Hꢂ  
Zꢂ 0ꢂ  
GHWDLOꢂ;ꢂ  
Eꢂ  
Sꢂ  
ꢆꢂ  
ꢄꢑꢈꢂ  
VFDOHꢂ  
ꢈꢂPPꢂ  
',0(16,216ꢃꢈLQFKꢃGLPHQVLRQVꢃDUHꢃGHULYHGꢃIURPꢃWKHꢃRULJLQDOꢃPPꢃGLPHQVLRQVꢉꢃ  
$ꢃ  
ꢈꢅꢉꢃ  
ꢈꢅꢉꢃ  
ꢈꢅꢉꢃ  
81,7ꢃ  
PPꢂ  
$ꢃ  
$ꢃ  
$ꢃ  
Eꢃ  
Fꢃ  
'ꢃ  
(ꢃ  
Hꢃ  
+ꢃ  
/ꢃ  
/ꢃ  
Sꢃ  
4ꢃ  
Yꢃ  
Zꢃ  
\ꢃ  
ꢆꢑꢅꢂ  
=ꢃ  
șꢂ  
ꢅꢃ  
ꢆꢃ  
ꢇꢃ  
Sꢃ  
(ꢃ  
PD[ꢄꢃ  
ꢆꢑꢄꢈꢂ ꢅꢑꢇꢈꢂ  
ꢆꢑꢅꢆꢂ ꢅꢑꢄꢈꢂ  
ꢆꢑꢇꢋꢂ ꢆꢑꢄꢈꢂ ꢅꢆꢑꢆꢂ  
ꢆꢑꢃꢉꢂ ꢆꢑꢅꢋꢂ ꢋꢑꢀꢂ  
ꢇꢑꢆꢂ  
ꢃꢑꢀꢂ  
ꢉꢑꢄꢂ  
ꢈꢑꢀꢂ  
ꢅꢑꢆꢂ  
ꢆꢑꢇꢂ  
ꢆꢑꢊꢂ  
ꢆꢑꢉꢂ  
ꢆꢑꢊꢂ  
ꢆꢑꢃꢂ  
ꢅꢑꢄꢊꢂ  
ꢆꢑꢆꢈꢂ  
ꢅꢑꢆꢈꢂ  
ꢅꢑꢊꢈꢂ  
ꢆꢑꢈꢂ ꢆꢑꢄꢈꢂ  
ꢆꢑꢄꢈꢂ  
ꢆꢑꢆꢅꢂ  
Rꢂ  
ꢀꢂ  
Rꢂ  
ꢆꢂ  
ꢆꢑꢆꢅꢆꢆꢂ  
ꢆꢑꢆꢆꢊꢈꢂ  
ꢆꢑꢆꢅꢆꢂ ꢆꢑꢆꢈꢊꢂ  
ꢆꢑꢆꢆꢇꢂ ꢆꢑꢆꢇꢋꢂ  
ꢆꢑꢆꢅꢋꢂ  
ꢆꢑꢆꢅꢇꢂ  
ꢆꢑꢃꢋꢂ ꢆꢑꢅꢉꢂ  
ꢆꢑꢃꢀꢂ ꢆꢑꢅꢈꢂ  
ꢆꢑꢄꢇꢇꢂ  
ꢆꢑꢄꢄꢀꢂ  
ꢆꢑꢆꢃꢋꢂ ꢆꢑꢆꢄꢀꢂ  
ꢆꢑꢆꢅꢉꢂ ꢆꢑꢆꢄꢆꢂ  
ꢆꢑꢆꢄꢀꢂ  
ꢆꢑꢆꢅꢄꢂ  
LQFKHVꢂ  
ꢆꢑꢆꢇꢅꢂ  
ꢆꢑꢆꢉꢋꢂ  
ꢆꢑꢆꢅꢂ ꢆꢑꢆꢅꢂ ꢆꢑꢆꢆꢇꢂ  
1RWHꢃ  
ꢅꢑꢂ3ODVWLFꢂRUꢂPHWDOꢂSURWUXVLRQVꢂRIꢂꢆꢑꢅꢈꢂPPꢂꢌꢆꢑꢆꢆꢉꢂLQFKꢍꢂPD[LPXPꢂSHUꢂVLGHꢂDUHꢂQRWꢂLQFOXGHGꢑꢂꢂ  
ꢃ5()(5(1&(6ꢃ  
ꢃ-('(&ꢃ ꢃ-(,7$ꢃ  
ꢂ06ꢁꢆꢅꢄꢂ  
287/,1(ꢃ  
9(56,21ꢃ  
(8523($1ꢃ  
352-(&7,21ꢃ  
,668(ꢃ'$7(ꢃ  
ꢃ,(&ꢃ  
ꢋꢋꢁꢅꢄꢁꢄꢊꢂ  
ꢆꢃꢁꢆꢄꢁꢅꢋꢂ  
ꢂ627ꢅꢆꢋꢁꢅꢂ  
ꢂꢆꢊꢉ(ꢆꢊꢂ  
Fig 12. Package outline SOT109-1 (SO16)  
HEF4094B  
All information provided in this document is subject to legal disclaimers.  
©
Nexperia B.V. 2017. All rights reserved  
Product data sheet  
Rev. 12 — 25 March 2016  
13 of 19  
 
HEF4094B  
Nexperia  
8-stage shift-and-store register  
6623ꢅꢊꢋꢃSODVWLFꢃVKULQNꢃVPDOOꢃRXWOLQHꢃSDFNDJHꢌꢃꢅꢊꢃOHDGVꢌꢃERG\ꢃZLGWKꢃꢎꢄꢇꢃPPꢃ  
627ꢇꢇꢏꢍꢅꢃ  
'ꢂ  
(ꢂ  
+ꢂ  
$ꢂ  
;ꢂ  
Fꢂ  
\ꢂ  
Yꢂ 0ꢂ  
$ꢂ  
(ꢂ  
=ꢂ  
ꢋꢂ  
ꢅꢉꢂ  
4ꢂ  
$ꢂ  
ꢄꢂ  
$ꢂ  
ꢌ$ꢂꢂꢍꢂ  
ꢃꢂ  
$ꢂ  
ꢅꢂ  
SLQꢂꢅꢂLQGH[ꢂ  
șꢂ  
/ꢂ  
Sꢂ  
/ꢂ  
ꢀꢂ  
ꢅꢂ  
GHWDLOꢂ;ꢂ  
Zꢂ 0ꢂ  
Eꢂ  
Sꢂ  
Hꢂ  
ꢆꢂ  
ꢄꢑꢈꢂ  
ꢈꢂPPꢂ  
VFDOHꢂ  
',0(16,216ꢃꢈPPꢃDUHꢃWKHꢃRULJLQDOꢃGLPHQVLRQVꢉꢃ  
$ꢃ  
ꢈꢅꢉꢃ  
ꢈꢅꢉꢃ  
ꢈꢅꢉꢃ  
81,7ꢃ  
$ꢃ  
$ꢃ  
$ꢃ  
Eꢃ  
Fꢃ  
'ꢃ  
(ꢃ  
Hꢃ  
+ꢃ  
/ꢃ  
/ꢃ  
4ꢃ  
Yꢃ  
ꢆꢑꢄꢂ  
Zꢃ  
ꢆꢑꢅꢃꢂ  
\ꢃ  
ꢆꢑꢅꢂ  
=ꢃ  
șꢂ  
Sꢃ  
Sꢃ  
ꢅꢃ  
ꢆꢃ  
ꢇꢃ  
(ꢃ  
PD[ꢄꢃ  
Rꢂ  
ꢆꢑꢄꢅꢂ ꢅꢑꢀꢆꢂ  
ꢆꢑꢆꢈꢂ ꢅꢑꢉꢈꢂ  
ꢆꢑꢃꢀꢂ ꢆꢑꢄꢆꢂ  
ꢆꢑꢄꢈꢂ ꢆꢑꢆꢋꢂ  
ꢉꢑꢇꢂ  
ꢉꢑꢆꢂ  
ꢈꢑꢇꢂ  
ꢈꢑꢄꢂ  
ꢊꢑꢋꢂ  
ꢊꢑꢉꢂ  
ꢅꢑꢆꢃꢂ  
ꢆꢑꢉꢃꢂ  
ꢆꢑꢋꢂ  
ꢆꢑꢊꢂ  
ꢅꢑꢆꢆꢂ  
ꢆꢑꢈꢈꢂ  
ꢀꢂ  
PPꢂ  
ꢄꢂ  
ꢆꢑꢄꢈꢂ  
ꢆꢑꢉꢈꢂ  
ꢅꢑꢄꢈꢂ  
Rꢂ  
ꢆꢂ  
1RWHꢃ  
ꢅꢑꢂ3ODVWLFꢂRUꢂPHWDOꢂSURWUXVLRQVꢂRIꢂꢆꢑꢄꢈꢂPPꢂPD[LPXPꢂSHUꢂVLGHꢂDUHꢂQRWꢂLQFOXGHGꢑꢂꢂ  
ꢃ5()(5(1&(6ꢃ  
ꢃ-('(&ꢃ ꢃ-(,7$ꢃ  
ꢂ02ꢁꢅꢈꢆꢂ  
287/,1(ꢃ  
9(56,21ꢃ  
(8523($1ꢃ  
352-(&7,21ꢃ  
,668(ꢃ'$7(ꢃ  
ꢃ,(&ꢃ  
ꢋꢋꢁꢅꢄꢁꢄꢊꢂ  
ꢆꢃꢁꢆꢄꢁꢅꢋꢂ  
ꢂ627ꢃꢃꢀꢁꢅꢂ  
Fig 13. Package outline SOT338-1 (SSOP16)  
HEF4094B  
All information provided in this document is subject to legal disclaimers.  
©
Nexperia B.V. 2017. All rights reserved  
Product data sheet  
Rev. 12 — 25 March 2016  
14 of 19  
HEF4094B  
Nexperia  
8-stage shift-and-store register  
76623ꢅꢊꢋꢃSODVWLFꢃWKLQꢃVKULQNꢃVPDOOꢃRXWOLQHꢃSDFNDJHꢌꢃꢅꢊꢃOHDGVꢌꢃERG\ꢃZLGWKꢃꢀꢄꢀꢃPPꢃ  
627ꢀꢁꢇꢍꢅꢃ  
'ꢂ  
(ꢂ  
$ꢂ  
;ꢂ  
Fꢂ  
\ꢂ  
+ꢂ  
(ꢂ  
Yꢂ 0ꢂ  
$ꢂ  
=ꢂ  
ꢋꢂ  
ꢅꢉꢂ  
4ꢂ  
ꢌ$ꢂꢂꢍꢂ  
ꢃꢂ  
$ꢂ  
ꢄꢂ  
$ꢂ  
$ꢂ  
ꢅꢂ  
SLQꢂꢅꢂLQGH[ꢂ  
șꢂ  
/ꢂ  
Sꢂ  
/ꢂ  
ꢅꢂ  
ꢀꢂ  
GHWDLOꢂ;ꢂ  
Zꢂ 0ꢂ  
Eꢂ  
Sꢂ  
Hꢂ  
ꢆꢂ  
ꢄꢑꢈꢂ  
ꢈꢂPPꢂ  
VFDOHꢂ  
',0(16,216ꢃꢈPPꢃDUHꢃWKHꢃRULJLQDOꢃGLPHQVLRQVꢉꢃ  
$ꢃ  
ꢈꢅꢉꢃ  
ꢈꢆꢉꢃ  
ꢈꢅꢉꢃ  
81,7ꢃ  
PPꢂ  
$ꢃ  
ꢅꢃ  
$ꢃ  
ꢆꢃ  
$ꢃ  
ꢇꢃ  
Eꢃ  
Sꢃ  
Fꢃ  
'ꢃ  
(ꢃ  
Hꢃ  
+ꢃ  
/ꢃ  
/ꢃ  
Sꢃ  
4ꢃ  
Yꢃ  
Zꢃ  
\ꢃ  
ꢆꢑꢅꢂ  
=ꢃ  
șꢂ  
(ꢃ  
PD[ꢄꢃ  
Rꢂ  
ꢆꢑꢅꢈꢂ ꢆꢑꢋꢈꢂ  
ꢆꢑꢆꢈꢂ ꢆꢑꢀꢆꢂ  
ꢆꢑꢃꢆꢂ  
ꢆꢑꢅꢋꢂ  
ꢆꢑꢄꢂ  
ꢆꢑꢅꢂ  
ꢈꢑꢅꢂ  
ꢇꢑꢋꢂ  
ꢇꢑꢈꢂ  
ꢇꢑꢃꢂ  
ꢉꢑꢉꢂ  
ꢉꢑꢄꢂ  
ꢆꢑꢊꢈꢂ  
ꢆꢑꢈꢆꢂ  
ꢆꢑꢇꢂ  
ꢆꢑꢃꢂ  
ꢆꢑꢇꢆꢂ  
ꢆꢑꢆꢉꢂ  
ꢀꢂ  
ꢅꢑꢅꢂ  
ꢆꢑꢉꢈꢂ  
ꢅꢂ  
ꢆꢑꢄꢂ ꢆꢑꢅꢃꢂ  
ꢆꢑꢄꢈꢂ  
Rꢂ  
ꢆꢂ  
1RWHVꢃ  
ꢅꢑꢂ3ODVWLFꢂRUꢂPHWDOꢂSURWUXVLRQVꢂRIꢂꢆꢑꢅꢈꢂPPꢂPD[LPXPꢂSHUꢂVLGHꢂDUHꢂQRWꢂLQFOXGHGꢑꢂ  
ꢄꢑꢂ3ODVWLFꢂLQWHUOHDGꢂSURWUXVLRQVꢂRIꢂꢆꢑꢄꢈꢂPPꢂPD[LPXPꢂSHUꢂVLGHꢂDUHꢂQRWꢂLQFOXGHGꢑꢂ  
ꢃ5()(5(1&(6ꢃ  
ꢃ-('(&ꢃ ꢃ-(,7$ꢃ  
ꢂ02ꢁꢅꢈꢃꢂ  
287/,1(ꢃ  
9(56,21ꢃ  
(8523($1ꢃ  
352-(&7,21ꢃ  
,668(ꢃ'$7(ꢃ  
ꢃ,(&ꢃ  
ꢋꢋꢁꢅꢄꢁꢄꢊꢂ  
ꢆꢃꢁꢆꢄꢁꢅꢀꢂ  
ꢂ627ꢇꢆꢃꢁꢅꢂ  
Fig 14. Package outline SOT403-1 (TSSOP16)  
HEF4094B  
All information provided in this document is subject to legal disclaimers.  
©
Nexperia B.V. 2017. All rights reserved  
Product data sheet  
Rev. 12 — 25 March 2016  
15 of 19  
HEF4094B  
Nexperia  
8-stage shift-and-store register  
14. Revision history  
Table 11. Revision history  
Document ID  
HEF4094B v.12  
Modifications:  
Release date  
20160325  
Data sheet status  
Change notice  
Supersedes  
Product data sheet  
-
HEF4094B v.11  
Type number HEF4094BP (SOT38-4) removed.  
HEF4094B v.11  
Modifications:  
20130829  
Table 4: Table note corrected (errata).  
20130625 Product data sheet  
added type number HEF4094BTT.  
20111116 Product data sheet  
Product data sheet  
-
-
-
HEF4094B v.10  
HEF4094B v.9  
HEF4094B v.8  
HEF4094B v.10  
Modifications:  
HEF4094B v.9  
Modifications:  
Table 6: IOH minimum values changed to maximum  
HEF4094B v.8  
HEF4094B v.7  
HEF4094B v.6  
HEF4094B v.5  
HEF4094B v.4  
HEF4094B_CNV v.3  
HEF4094B_CNV v.2  
20100402  
20091216  
20091103  
20090728  
20081030  
19950101  
19950101  
Product data sheet  
Product data sheet  
Product data sheet  
Product data sheet  
Product data sheet  
Product specification  
Product specification  
-
-
-
-
-
-
-
HEF4094B v.7  
HEF4094B v.6  
HEF4094B v.5  
HEF4094B v.4  
HEF4094B_CNV v.3  
HEF4094B_CNV v.2  
-
HEF4094B  
All information provided in this document is subject to legal disclaimers.  
©
Nexperia B.V. 2017. All rights reserved  
Product data sheet  
Rev. 12 — 25 March 2016  
16 of 19  
 
HEF4094B  
Nexperia  
8-stage shift-and-store register  
15. Legal information  
15.1 Data sheet status  
Document status[1][2]  
Product status[3]  
Development  
Definition  
Objective [short] data sheet  
This document contains data from the objective specification for product development.  
This document contains data from the preliminary specification.  
This document contains the product specification.  
Preliminary [short] data sheet Qualification  
Product [short] data sheet Production  
[1]  
[2]  
[3]  
Please consult the most recently issued document before initiating or completing a design.  
The term ‘short data sheet’ is explained in section “Definitions”.  
The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status  
information is available on the Internet at URL http://www.nexperia.com.  
Suitability for use — Nexperia products are not designed,  
15.2 Definitions  
authorized or warranted to be suitable for use in life support, life-critical or  
safety-critical systems or equipment, nor in applications where failure or  
malfunction of a Nexperia product can reasonably be expected  
to result in personal injury, death or severe property or environmental  
damage. Nexperia and its suppliers accept no liability for  
inclusion and/or use of Nexperia products in such equipment or  
applications and therefore such inclusion and/or use is at the customer’s own  
risk.  
Draft — The document is a draft version only. The content is still under  
internal review and subject to formal approval, which may result in  
modifications or additions. Nexperia does not give any  
representations or warranties as to the accuracy or completeness of  
information included herein and shall have no liability for the consequences of  
use of such information.  
Short data sheet — A short data sheet is an extract from a full data sheet  
with the same product type number(s) and title. A short data sheet is intended  
for quick reference only and should not be relied upon to contain detailed and  
full information. For detailed and full information see the relevant full data  
sheet, which is available on request via the local Nexperia sales  
office. In case of any inconsistency or conflict with the short data sheet, the  
full data sheet shall prevail.  
Applications — Applications that are described herein for any of these  
products are for illustrative purposes only. Nexperia makes no  
representation or warranty that such applications will be suitable for the  
specified use without further testing or modification.  
Customers are responsible for the design and operation of their applications  
and products using Nexperia products, and Nexperia  
accepts no liability for any assistance with applications or customer product  
design. It is customer’s sole responsibility to determine whether the Nexperia  
product is suitable and fit for the customer’s applications and  
products planned, as well as for the planned application and use of  
customer’s third party customer(s). Customers should provide appropriate  
design and operating safeguards to minimize the risks associated with their  
applications and products.  
Product specification — The information and data provided in a Product  
data sheet shall define the specification of the product as agreed between  
Nexperia and its customer, unless Nexperia and  
customer have explicitly agreed otherwise in writing. In no event however,  
shall an agreement be valid in which the Nexperia product is  
deemed to offer functions and qualities beyond those described in the  
Product data sheet.  
Nexperia does not accept any liability related to any default,  
damage, costs or problem which is based on any weakness or default in the  
customer’s applications or products, or the application or use by customer’s  
third party customer(s). Customer is responsible for doing all necessary  
testing for the customer’s applications and products using Nexperia  
products in order to avoid a default of the applications and  
15.3 Disclaimers  
Limited warranty and liability — Information in this document is believed to  
be accurate and reliable. However, Nexperia does not give any  
representations or warranties, expressed or implied, as to the accuracy or  
completeness of such information and shall have no liability for the  
consequences of use of such information. Nexperia takes no  
responsibility for the content in this document if provided by an information  
source outside of Nexperia.  
the products or of the application or use by customer’s third party  
customer(s). Nexperia does not accept any liability in this respect.  
Limiting values — Stress above one or more limiting values (as defined in  
the Absolute Maximum Ratings System of IEC 60134) will cause permanent  
damage to the device. Limiting values are stress ratings only and (proper)  
operation of the device at these or any other conditions above those given in  
the Recommended operating conditions section (if present) or the  
Characteristics sections of this document is not warranted. Constant or  
repeated exposure to limiting values will permanently and irreversibly affect  
the quality and reliability of the device.  
In no event shall Nexperia be liable for any indirect, incidental,  
punitive, special or consequential damages (including - without limitation - lost  
profits, lost savings, business interruption, costs related to the removal or  
replacement of any products or rework charges) whether or not such  
damages are based on tort (including negligence), warranty, breach of  
contract or any other legal theory.  
Terms and conditions of commercial sale — Nexperia  
products are sold subject to the general terms and conditions of commercial  
sale, as published at http://www.nexperia.com/profile/terms, unless otherwise  
agreed in a valid written individual agreement. In case an individual  
agreement is concluded only the terms and conditions of the respective  
agreement shall apply. Nexperia hereby expressly objects to  
applying the customer’s general terms and conditions with regard to the  
purchase of Nexperia products by customer.  
Notwithstanding any damages that customer might incur for any reason  
whatsoever, Nexperia’s aggregate and cumulative liability towards  
customer for the products described herein shall be limited in accordance  
with the Terms and conditions of commercial sale of Nexperia.  
Right to make changes — Nexperia reserves the right to make  
changes to information published in this document, including without  
limitation specifications and product descriptions, at any time and without  
notice. This document supersedes and replaces all information supplied prior  
to the publication hereof.  
No offer to sell or license — Nothing in this document may be interpreted or  
construed as an offer to sell products that is open for acceptance or the grant,  
conveyance or implication of any license under any copyrights, patents or  
other industrial or intellectual property rights.  
HEF4094B  
All information provided in this document is subject to legal disclaimers.  
©
Nexperia B.V. 2017. All rights reserved  
Product data sheet  
Rev. 12 — 25 March 2016  
17 of 19  
 
 
 
 
 
 
 
HEF4094B  
Nexperia  
8-stage shift-and-store register  
Export control — This document as well as the item(s) described herein  
may be subject to export control regulations. Export might require a prior  
authorization from competent authorities.  
Nexperia’s specifications such use shall be solely at customer’s  
own risk, and (c) customer fully indemnifies Nexperia for any  
liability, damages or failed product claims resulting from customer design and  
use of the product for automotive applications beyond Nexperia’s  
standard warranty and Nexperia’s product specifications.  
Non-automotive qualified products — Unless this data sheet expressly  
states that this specific Nexperia product is automotive qualified,  
the product is not suitable for automotive use. It is neither qualified nor tested  
in accordance with automotive testing or application requirements. Nexperia  
accepts no liability for inclusion and/or use of  
Translations — A non-English (translated) version of a document is for  
reference only. The English version shall prevail in case of any discrepancy  
between the translated and English versions.  
non-automotive qualified products in automotive equipment or applications.  
In the event that customer uses the product for design-in and use in  
automotive applications to automotive specifications and standards, customer  
(a) shall use the product without Nexperia’s warranty of the  
product for such automotive applications, use and specifications, and (b)  
whenever customer uses the product for automotive applications beyond  
15.4 Trademarks  
Notice: All referenced brands, product names, service names and trademarks  
are the property of their respective owners.  
16. Contact information  
For more information, please visit: http://www.nexperia.com  
For sales office addresses, please send an email to: salesaddresses@nexperia.com  
HEF4094B  
All information provided in this document is subject to legal disclaimers.  
©
Nexperia B.V. 2017. All rights reserved  
Product data sheet  
Rev. 12 — 25 March 2016  
18 of 19  
 
 
HEF4094B  
Nexperia  
8-stage shift-and-store register  
17. Contents  
1
2
3
4
General description. . . . . . . . . . . . . . . . . . . . . . 1  
Features and benefits . . . . . . . . . . . . . . . . . . . . 1  
Ordering information. . . . . . . . . . . . . . . . . . . . . 1  
Functional diagram . . . . . . . . . . . . . . . . . . . . . . 2  
5
5.1  
5.2  
Pinning information. . . . . . . . . . . . . . . . . . . . . . 3  
Pinning . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3  
Pin description . . . . . . . . . . . . . . . . . . . . . . . . . 3  
6
Functional description . . . . . . . . . . . . . . . . . . . 4  
Limiting values. . . . . . . . . . . . . . . . . . . . . . . . . . 5  
Recommended operating conditions. . . . . . . . 5  
Static characteristics. . . . . . . . . . . . . . . . . . . . . 6  
Dynamic characteristics . . . . . . . . . . . . . . . . . . 7  
Waveforms . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9  
Application information. . . . . . . . . . . . . . . . . . 12  
Package outline . . . . . . . . . . . . . . . . . . . . . . . . 13  
Revision history. . . . . . . . . . . . . . . . . . . . . . . . 16  
7
8
9
10  
11  
12  
13  
14  
15  
Legal information. . . . . . . . . . . . . . . . . . . . . . . 17  
Data sheet status . . . . . . . . . . . . . . . . . . . . . . 17  
Definitions. . . . . . . . . . . . . . . . . . . . . . . . . . . . 17  
Disclaimers. . . . . . . . . . . . . . . . . . . . . . . . . . . 17  
Trademarks. . . . . . . . . . . . . . . . . . . . . . . . . . . 18  
15.1  
15.2  
15.3  
15.4  
16  
17  
Contact information. . . . . . . . . . . . . . . . . . . . . 18  
Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19  
© Nexperia B.V. 2017. All rights reserved  
For more information, please visit: http://www.nexperia.com  
For sales office addresses, please send an email to: salesaddresses@nexperia.com  
Date of release: 25 March 2016  
 

相关型号:

HEC4094BT-T

IC,SHIFT REGISTER,SOP,16PIN,PLASTIC
NXP

HEC4505BD

IC 64 X 1 STANDARD SRAM, 660 ns, CDIP14, Static RAM
NXP

HEC4505BDB

IC 64 X 1 STANDARD SRAM, 660 ns, CDIP14, Static RAM
NXP

HEC4510BD

IC 4000/14000/40000 SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT BIDIRECTIONAL DECADE COUNTER, CDIP16, Counter
NXP

HEC4510BDB

IC 4000/14000/40000 SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT BIDIRECTIONAL DECADE COUNTER, CDIP16, Counter
NXP

HEC4511BD

IC 4000/14000/40000 SERIES, SEVEN SEGMENT DECODER/DRIVER, TRUE OUTPUT, CDIP16, Decoder/Driver
NXP

HEC4512BD

IC 4000/14000/40000 SERIES, 8 LINE TO 1 LINE MULTIPLEXER, TRUE OUTPUT, CDIP16, Multiplexer/Demultiplexer
NXP

HEC4512BDB

IC 4000/14000/40000 SERIES, 8 LINE TO 1 LINE MULTIPLEXER, TRUE OUTPUT, CDIP16, Multiplexer/Demultiplexer
NXP

HEC4519BD

IC 4000/14000/40000 SERIES, QUAD 2-INPUT XNOR GATE, CDIP16, Gate
NXP

HEC4519BDB

IC 4000/14000/40000 SERIES, QUAD 2-INPUT XNOR GATE, CDIP16, Gate
NXP

HEC4520BD

IC 4000/14000/40000 SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT UP BINARY COUNTER, CDIP16, Counter
NXP

HEC4520BDB

IC 4000/14000/40000 SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT UP BINARY COUNTER, CDIP16, Counter
NXP