NE567T [NXP]

IC TELECOM, TONE DECODER CIRCUIT, MBCY8, Telecom Signaling Circuit;
NE567T
型号: NE567T
厂家: NXP    NXP
描述:

IC TELECOM, TONE DECODER CIRCUIT, MBCY8, Telecom Signaling Circuit

解码器
文件: 总13页 (文件大小:166K)
中文:  中文翻译
下载:  下载PDF数据表文档文件
Philips Semiconductors Linear Products  
Product specification  
Tone decoder/phase-locked loop  
NE/SE567  
DESCRIPTION  
PIN CONFIGURATIONS  
The NE/SE567 tone and frequency decoder is a highly stable  
phase-locked loop with synchronous AM lock detection and power  
output circuitry. Its primary function is to drive a load whenever a  
sustained frequency within its detection band is present at the  
self-biased input. The bandwidth center frequency and output delay  
are independently determined by means of four external  
components.  
FE, D, N Packages  
OUTPUT FILTER  
CAPACITOR C3  
OUTPUT  
GROUND  
TIMING  
ELEMENTS R1  
AND C1  
1
2
3
4
8
7
6
5
LOW-PASS FILTER  
CAPACITOR C2  
INPUT  
SUPPLY VOLTAGE V+  
TIMING ELEMENT R1  
TOP VIEW  
FEATURES  
F Package  
Wide frequency range (.01Hz to 500kHz)  
1
2
3
4
5
6
7
14  
13  
12  
11  
10  
9
OUTPUT  
C3  
GND  
High stability of center frequency  
NC  
Independently controllable bandwidth (up to 14%)  
High out-band signal and noise rejection  
Logic-compatible output with 100mA current sinking capability  
Inherent immunity to false signals  
NC  
C2  
NC  
R1C1  
INPUT  
NC  
R1  
Frequency adjustment over a 20-to-1 range with an external  
NC  
NC  
resistor  
V
8
CC  
Military processing available  
TOP VIEW  
Frequency monitoring and control  
Wireless intercom  
APPLICATIONS  
Touch-Tone decoding  
Precision oscillator  
Carrier current remote controls  
Ultrasonic controls (remote TV, etc.)  
Communications paging  
BLOCK DIAGRAM  
4
R
2
3.9k  
3
PHASE  
DETECTOR  
2
INPUT  
V1  
R
1
LOOP  
LOW  
5
6
CURRENT  
CONTROLLED  
OSCILLATOR  
PASS  
AMP  
FILTER  
C
2
C
1
R
3
+
8
AMP  
QUADRATURE  
PHASE  
DETECTOR  
R
V
L
REF  
+V  
7
1
C
OUTPUT  
FILTER  
3
Touch-Tone is a registered trademark of AT&T.  
403  
April 15, 1992  
853-0124 06456  
Philips Semiconductors Linear Products  
Product specification  
Tone decoder/phase-locked loop  
NE/SE567  
EQUIVALENT SCHEMATIC  
404  
April 15, 1992  
Philips Semiconductors Linear Products  
Product specification  
Tone decoder/phase-locked loop  
NE/SE567  
ORDERING INFORMATION  
DESCRIPTION  
TEMPERATURE RANGE  
0 to +70°C  
ORDER CODE  
DWG #  
0174C  
0581B  
0404B  
0174C  
0581B  
0404B  
8-Pin Plastic SO  
14-Pin Cerdip  
NE567D  
NE567F  
NE567N  
SE567D  
SE567FE  
SE567N  
0 to +70°C  
8-Pin Plastic DIP  
8-Pin Plastic SO  
8-Pin Cerdip  
0 to +70°C  
-55°C to +125°C  
-55°C to +125°C  
-55°C to +125°C  
8-Pin Plastic DIP  
ABSOLUTE MAXIMUM RATINGS  
SYMBOL  
PARAMETER  
RATING  
UNIT  
T
A
Operating temperature  
NE567  
0 to +70  
-55 to +125  
10  
°C  
°C  
V
SE567  
V
CC  
Operating voltage  
V+  
V-  
Positive voltage at input  
Negative voltage at input  
Output voltage (collector of output transistor)  
Storage temperature range  
Power dissipation  
0.5 +V  
-10  
V
S
V
DC  
V
DC  
V
OUT  
15  
T
STG  
-65 to +150  
300  
°C  
mW  
P
D
405  
April 15, 1992  
Philips Semiconductors Linear Products  
Product specification  
Tone decoder/phase-locked loop  
NE/SE567  
DC ELECTRICAL CHARACTERISTICS  
V +=5.0V; T =25°C, unless otherwise specified.  
A
SYM-  
PARAMETER  
BOL  
TEST CONDITIONS  
SE567  
Typ  
NE567  
Typ  
UNIT  
Max  
Min  
Max  
Min  
Center frequency1  
f
f
Highest center frequency  
500  
35 ±140  
35 ±60  
0
500  
35 ±140  
35 ±60  
0
kHz  
O
O
2
Center frequency stability  
-55 to +125°C  
0 to +70°C  
ppm/°C  
ppm/°C  
f
Center frequency distribution  
-10  
+10  
1
-10  
+10  
2
%
1
O
O
fO + 100kHz +  
1.1R1C1  
f
Center frequency shift with supply  
voltage  
0.5  
14  
0.7  
14  
%/V  
1
fO + 100kHz +  
1.1R1C1  
Detection bandwidth  
BW  
Largest detection bandwidth  
12  
16  
4
10  
18  
6
% of f  
% of f  
1
O
fO + 100kHz +  
1.1R1C1  
BW  
BW  
Largest detection bandwidth skew  
Largest detection bandwidth—  
variation with temperature  
2
3
O
V =300mV  
±0.1  
±0.1  
%/°C  
I
RMS  
BW  
Largest detection bandwidth—  
variation with supply voltage  
V =300mV  
±2  
±2  
%/V  
I
RMS  
Input  
R
Input resistance  
15  
10  
20  
20  
15  
+6  
25  
25  
15  
10  
20  
20  
15  
+6  
25  
25  
k  
IN  
4
V
I
Smallest detectable input voltage  
I =100mA, f =f  
mV  
L
I
O
RMS  
RMS  
4
Largest no-output input voltage  
I =100mA, f =f  
mV  
L
I
O
Greatest simultaneous out-band  
signal-to-in-band signal ratio  
dB  
Minimum input signal to wide-band  
noise ratio  
B =140kHz  
n
-6  
-6  
dB  
Output  
Fastest on-off cycling rate  
“1” output leakage current  
“0” output voltage  
f /20  
f /20  
O
O
V =15V  
0.01  
0.2  
0.6  
30  
25  
0.4  
1.0  
0.01  
0.2  
0.6  
30  
25  
0.4  
1.0  
µA  
V
8
I =30mA  
L
I =100mA  
L
V
3
t
t
Output fall time  
R =50Ω  
L
ns  
ns  
F
3
Output rise time  
R =50Ω  
L
150  
150  
R
General  
V
Operating voltage range  
Supply current quiescent  
Supply current—activated  
Quiescent power dissipation  
4.75  
9.0  
8
4.75  
9.0  
10  
15  
V
CC  
6
7
mA  
mA  
mW  
R =20kΩ  
L
11  
30  
13  
12  
35  
t
PD  
NOTES:  
1. Frequency determining resistor R should be between 2 and 20kΩ  
1
2. Applicable over 4.75V to 5.75V. See graphs for more detailed information.  
3. Pin 8 to Pin 1 feedback R network selected to eliminate pulsing during turn-on and turn-off.  
L
4. With R =130kfrom Pin 1 to V+. See Figure 1.  
2
406  
April 15, 1992  
Philips Semiconductors Linear Products  
Product specification  
Tone decoder/phase-locked loop  
NE/SE567  
TYPICAL PERFORMANCE CHARACTERISTICS  
Bandwidth vs Input  
Signal Amplitude  
Largest Detection bandwidth  
vs Operating Frequency  
Detection bandwidth as a  
Function of C and C  
2
3
6
5
4
300  
250  
200  
150  
100  
50  
15  
10  
5
10  
10  
10  
C
C
3
2
3
0
0
10  
0
2
4
6
8
10 12 14 16  
0
2
4
6
8
10 12 14 16  
0.1  
1
10  
100  
1000  
CENTER FREQUENCY — kHz  
BANDWIDTH — % OF f  
BANDWIDTH — % OF f  
O
O
Typical Supply Current vs  
Supply Voltage  
Greatest Number of Cycles  
Before Output  
Typical Output Voltage vs  
Temperature  
1.0  
0.9  
0.8  
0.7  
0.6  
0.5  
0.4  
0.3  
0.2  
0.1  
0
1000  
500  
300  
100  
50  
25  
20  
15  
10  
5
I
= 100mA  
L
BANDWIDTH LIMITED BY  
EXTERNAL RESISTOR  
NO LOAD  
“ON” CURRENT  
(MINIMUM C  
)
2
QUIESCENT  
CURRENT  
I
= 30mA  
L
BANDWIDTH  
30  
LIMITED BY (C  
)
2
0
10  
4
5
6
7
8
9
10  
1
5
10  
50  
100  
–75  
–25  
0
25  
75  
125  
BANDWIDTH — % OF f  
O
SUPPLY VOLTAGE — V  
TEMPERATURE — °C  
Typical Frequency Drift  
With Temperature  
(Mean and SD)  
Typical Frequency Drift  
With Temperature  
(Mean and SD)  
Typical Frequency Drift  
With Temperature  
(Mean and SD)  
1.5  
1.0  
1.5  
5.5  
(2)  
(1)  
+V = 7.0V (1)  
+V = 9.0V (2)  
+V = 4.75V  
+V = 5.75V  
1.0  
0.5  
2.5  
0
0.5  
0
0
–2.5  
–5.0  
–7.5  
–10  
–0.5  
–1.0  
–1.5  
–0.5  
–1.0  
–1.5  
–75  
–25  
0
25  
75  
125  
–75  
–25  
0
25  
75  
125  
–75  
–25  
0
25  
75  
125  
TEMPERATURE — °C  
TEMPERATURE — °C  
TEMPERATURE — °C  
407  
April 15, 1992  
Philips Semiconductors Linear Products  
Product specification  
Tone decoder/phase-locked loop  
NE/SE567  
TYPICAL PERFORMANCE CHARACTERISTICS (Continued)  
Center Frequency  
Center Frequency Temperature  
Coefficient  
Typical Bandwidth Variation  
Shift With Supply  
Voltage Change vs  
Operating Frequency  
Temperature  
(Mean and SD)  
100  
0
1.0  
0.9  
0.8  
0.7  
0.6  
15.0  
12.5  
10.0  
7.5  
14  
12  
10  
8
–100  
Dt  
O
V
% V  
t
0.5  
0.4  
0.3  
0.2  
0.1  
0
O
6
4
–200  
–300  
5.0  
t = 0°C to 70°C  
2
2.5  
0
BANDWIDTH AT 25°C  
4.5  
5.0  
5.5  
6.0  
6.5  
7.0  
1
2
3 4  
5
10  
20  
40  
100  
–25  
0
25  
75  
125  
–75  
SUPPLY VOLTAGE — V  
CENTER FREQUENCY — kHz  
TEMPERATURE – °C  
DESIGN FORMULAS  
OPERATING INSTRUCTIONS  
Figure 1 shows a typical connection diagram for the 567. For most  
applications, the following three-step procedure will be sufficient for  
1
fO  
1.1R1 C1  
choosing the external components R , C , C and C .  
1
1
2
3
1. Select R1 and C1 for the desired center frequency. For best  
temperature stability, R1 should be between 2K and 20K ohm,  
and the combined temperature coefficient of the R1C1 product  
should have sufficient stability over the projected temperature  
range to meet the necessary requirements.  
VI  
BW  
1070  
in % of fO  
fO C2  
VI  
200mVRMS  
Where  
2. Select the low-pass capacitor, C , by referring to the Bandwidth  
2
V =Input voltage (V  
)
I
RMS  
versus Input Signal Amplitude graph. If the input amplitude  
C =Low-pass filter capacitor (µF)  
2
Variation is known, the appropriate value of f C necessary to  
O
2
give the desired bandwidth may be found. Conversely, an area of  
operation may be selected on this graph and the input level and  
C2 may be adjusted accordingly. For example, constant  
bandwidth operation requires that input amplitude be above  
PHASE-LOCKED LOOP TERMINOLOGY CENTER  
FREQUENCY (f )  
O
The free-running frequency of the current controlled oscillator (CCO)  
in the absence of an input signal.  
200mV  
. The bandwidth, as noted on the graph, is then  
RMS  
controlled solely by the f C product (f (Hz), C2(µF)).  
O
2
O
Detection Bandwidth (BW)  
The frequency range, centered about f , within which an input signal  
O
above the threshold voltage (typically 20mV  
) will cause a logical  
RMS  
zero state on the output. The detection bandwidth corresponds to  
the loop capture range.  
Lock Range  
The largest frequency range within which an input signal above the  
threshold voltage will hold a logical zero state on the output.  
Detection Band Skew  
A measure of how well the detection band is centered about the  
center frequency, f . The skew is defined as (f  
+f -2f )/2f  
MAX MIN O O  
O
where fmax and fmin are the frequencies corresponding to the  
edges of the detection band. The skew can be reduced to zero if  
necessary by means of an optional centering adjustment.  
408  
April 15, 1992  
Philips Semiconductors Linear Products  
Product specification  
Tone decoder/phase-locked loop  
NE/SE567  
saturates; its collector voltage being less than 1.0 volt (typically  
0.6V) at full output current (100mA). The voltage at Pin 2 is the  
phase detector output which is a linear function of frequency over  
TYPICAL RESPONSE  
INPUT  
the range of 0.95 to 1.05 f with a slope of about 20mV per percent  
O
of frequency deviation. The average voltage at Pin 1 is, during lock,  
a function of the in-band input amplitude in accordance with the  
transfer characteristic given. Pin 5 is the controlled oscillator square  
OUTPUT  
NOTE:  
wave output of magnitude (+V -2V ) (+V-1.4V) having a DC  
BE  
average of +V/2. A 1kload may be driven from pin 5. Pin 6 is an  
R
= 100Ω  
L
exponential triangle of 1V  
with an average DC level of +V/2. Only  
P-P  
Response to 100mV  
Tone Burst  
high impedance loads may be  
RMS  
OUTPUT  
OUTPUT  
(PIN 8)  
V+  
7% 14% BW  
0
V
(SAT) < 1.0V  
CE  
INPUT  
NOTES:  
S/N = –6dB  
3.9V  
3.8V  
3.7V  
LOW PASS  
FILTER  
(PIN 2)  
R
= 100Ω  
L
Noise Bandwidth = 140Hz  
Response to Same Input Tone Burst  
With Wideband Noise  
3. The value of C3 is generally non-critical. C3 sets the band edge  
of a low-pass filter which attenuates frequencies outside the  
detection band to eliminate spurious outputs. If C3 is too small,  
frequencies just outside the detection band will switch the output  
stage on and off at the beat frequency, or the output may pulse  
on and off during the turn-on transient. If C3 is too large, turn-on  
and turn-off of the  
0.9f  
O
f
1.1f  
O
O
PIN 1  
VOLTAGE  
(AVG)  
4.0  
V
REF  
THRESHOLD VOLTAGE  
3.5  
3.0  
f
= f  
O
1
+V  
4
+V  
2.5  
0
100  
200mVrms  
IN-BAND  
INPUT  
VOLTAGE  
INPUT  
R
3
5
L
Figure 2. Typical Output Response  
8
567  
R
1
1
f
+
O
R
C
1
1
R
2
6
2
7
1
C
2
C
1
C
3
LOW  
OUTPUT  
FILTER  
PASS  
FILTER  
Figure 1.  
output stage will be delayed until the voltage on C passes the  
3
threshold voltage. (Such delay may be desirable to avoid spurious  
outputs due to transient frequencies.) A typical minimum value for  
C is 2C .  
3
2
4. Optional resistor R2 sets the threshold for the largest “no output”  
input voltage. A value of 130kis used to assure the tested limit  
of 10mV  
min. This resistor can be referenced to ground for  
RMS  
increased sensitivity. The explanation can be found in the  
“optional controls” section which follows.  
AVAILABLE OUTPUTS (Figure 1)  
The primary output is the uncommitted output transistor collector,  
Pin 8. When an in-band input signal is present, this transistor  
409  
April 15, 1992  
Philips Semiconductors Linear Products  
Product specification  
Tone decoder/phase-locked loop  
NE/SE567  
cause supply voltage fluctuations which could, for example, shift the  
detection band of narrow-band systems sufficiently to cause  
momentary loss of lock. The result is a low-frequency oscillation into  
and out of lock. Such effects can be prevented by supplying heavy  
load currents from a separate supply or increasing the supply filter  
capacitor.  
V+  
R
1
567  
567 1  
C
3
R
C
3
SPEED OF OPERATION  
Minimum lock-up time is related to the natural frequency of the loop.  
The lower it is, the longer becomes the turn-on transient. Thus,  
DECREASE  
SENSITIVITY  
INCREASE  
SENSITIVITY  
maximum operating speed is obtained when C is at a minimum.  
2
V+  
When the signal is first applied, the phase may be such as to initially  
drive the controlled oscillator away from the incoming frequency  
rather than toward it. Under this condition, which is of course  
unpredictable, the lock-up transient is at its worst and the theoretical  
minimum lock-up time is not achievable. We must simply wait for the  
transient to die out.  
DECREASE  
SENSITIVITY  
R
A
R
2.5k  
B
567 1  
50k  
C
INCREASE  
SENSITIVITY  
3
R
C
1.0k  
SILICON  
The following expressions give the values of C and C which allow  
2
3
DIODES FOR  
TEMPERATURE  
COMPENSATION  
(OPTIONAL)  
highest operating speeds for various band center frequencies. The  
minimum rate at which digital information may be detected without  
information loss due to the turn-on transient or output chatter is  
about 10 cycles per bit, corresponding to an information transfer rate  
Figure 3. Sensitivity Adjust  
of f /10 baud.  
O
connected to pin 6 without affecting the CCO duty cycle or  
temperature stability.  
V+  
V+  
V+  
V+  
R
A
R
C
L
200 TO 1k  
R
L
OPERATING PRECAUTIONS  
A brief review of the following precautions will help the user achieve  
the high level of performance of which the 567 is capable.  
8
8
567  
1
567  
1
R
10k  
R
L
f
R
f
f
1
1. Operation in the high input level mode (above 200mV) will free  
the user from bandwidth variations due to changes in the in-band  
signal amplitude. The input  
stage is now limiting, however, so that out-band signals or high  
noise levels can cause an apparent bandwidth reduction as the  
inband signal is suppressed. Also, the limiting action will create  
in-band components from sub-harmonic signals, so the 567  
10k  
C
3
8
R *  
f
567  
C
3
10k  
R
A
200 TO  
1k  
*OPTIONAL - PERMITS  
LOWER VALUE OF C  
f
Figure 4. Chatter Prevention  
becomes sensitive to signals at f /3, f /5, etc.  
O
O
V+  
2. The 567 will lock onto signals near (2n+1) f , and will give an  
O
output for signals near (4n+1) f where n=0, 1, 2, etc. Thus,  
O
signals at 5f and 9f can cause an unwanted output. If such  
O
O
R
signals are anticipated, they should be attenuated before  
reaching the 567 input.  
3. Maximum immunity from noise and out-band signals is afforded  
2
567 2  
567  
C
2
R
C
2
LOWERS f  
RAISES f  
O
O
in the low input level (below 200mV  
) and reduced bandwidth  
RMS  
operating mode. However, decreased loop damping causes the  
worst-case lock-up time to increase, as shown by the Greatest  
Number of Cycles Before Output vs Bandwidth graph.  
V+  
LOWERS f  
O
R
A
R
2.5k  
4. Due to the high switching speeds (20ns) associated with 567  
operation, care should be taken in lead routing. Lead lengths  
should be kept to a minimum. The power supply should be  
adequately bypassed close to the 567 with a 0.01µF or greater  
capacitor; grounding paths should be carefully chosen to avoid  
ground loops and unwanted voltage variations. Another factor  
which must be considered is the effect of load energization on  
the power supply. For example, an incandescent lamp typically  
draws 10 times rated current at turn-on. This can be somewhat  
greater when the output stage is made less sensitive, rejection of  
third harmonics or in-band harmonics (of lower frequency  
signals) is also improved.  
B
567 1  
50k  
C
2
R
C
RAISES f  
O
RAISES f  
O
1.0k  
SILICON  
DIODES FOR  
TEMPERATURE  
COMPENSATION  
(OPTIONAL)  
Figure 5. Skew Adjust  
410  
April 15, 1992  
Philips Semiconductors Linear Products  
Product specification  
Tone decoder/phase-locked loop  
NE/SE567  
SENSITIVITY ADJUSTMENT (Figure 3)  
130  
fO  
C2  
C3  
+
+
F
F
When operated as a very narrow-band detector (less than 8  
percent), both C and C are made quite large in order to improve  
2
3
noise and out-band signal rejection. This will inevitably slow the  
response time. If, however, the output stage is biased closer to the  
threshold level, the turn-on time can be  
260  
fO  
improved. This is accomplished by drawing additional current to  
terminal 1. Under this condition, the 567 will also give an output for  
lower-level signals (10mV or lower).  
In cases where turn-off time can be sacrificed to achieve fast  
turn-on, the optional sensitivity adjustment circuit can be used to  
move the quiescent C voltage lower (closer to the threshold  
3
voltage). However, sensitivity to beat frequencies, noise and  
extraneous signals will be increased.  
By adding current to terminal 1, the output stage is biased further  
away from the threshold voltage. This is most useful when, to obtain  
maximum operating speed, C and C are made very small.  
2
3
Normally, frequencies just outside the detection band could cause  
false outputs under this condition. By desensitizing the output stage,  
the out-band beat notes do not feed through to the output stage.  
Since the input level must  
OPTIONAL CONTROLS (Figure 3)  
The 567 has been designed so that, for most applications, no  
external adjustments are required. Certain applications, however,  
will be greatly facilitated if full advantage is taken of the added  
control possibilities available through the use of additional external  
components. In the diagrams given, typical  
V+  
V+  
values are suggested where applicable. For best results the  
resistors used, except where noted, should have the same  
temperature coefficient. Ideally, silicon diodes would be  
low-resistivity types, such as forward-biased transistor base-emitter  
junctions. However, ordinary low-voltage diodes should be adequate  
for most applications.  
R
L
567  
1
8
R
A
10k  
250  
R
f
20k  
C
C
3
A
0.5k 0.9k 1.4k 1.9k 2.5k 3.2k 4.0k  
200  
UNLATCH  
10k  
V+  
150  
V+  
20k  
R
L
100  
567  
8
100k  
UNLATCH  
1
50  
R
R
20k  
f
0
C
3
0
2
4
6
8
10  
12  
14  
16  
DETECTION BAND — % OF f  
O
NOTE:  
prevents latch-up when power supply is turned on.  
V+  
C
A
R
A
Figure 7. Output Latching  
50k  
R
B
PIN 2  
567  
R
R
B
C
R
R
+ R  
A
R
B
C
C
2
R
C
OPTIONAL SILICON  
DIODES FOR  
TEMPERATURE  
COMPENSATION  
NOTE:  
130 10k  
R
1300 10k  
R
C
2
f
R
f
R
O
O
Adjust control for symmetry of detection band edges  
about f  
.
O
Figure 6. BW Reduction  
411  
April 15, 1992  
Philips Semiconductors Linear Products  
Product specification  
Tone decoder/phase-locked loop  
NE/SE567  
CHATTER PREVENTION (Figure 4)  
ALTERNATE METHOD OF BANDWIDTH  
Chatter occurs in the output stage when C is relatively small, so  
REDUCTION (Figure 6)  
3
that the lock transient and the AC components at the quadrature  
phase detector (lock detector) output cause the output stage to  
move through its threshold more than once. Many loads, for  
example lamps and relays, will not respond to the chatter. However,  
logic may recognize the chatter as a series of outputs. By feeding  
the output stage output back to its input (Pin 1) the chatter can be  
eliminated. Three schemes for doing this are given in Figure 4. All  
operate by feeding the first output step (either on or off) back to the  
input, pushing the input past the threshold until the transient  
conditions are over. It is only necessary to assure that the feedback  
time constant is not so large as to prevent operation at the highest  
anticipated speed. Although chatter can always be eliminated by  
Although a large value of C will reduce the bandwidth, it also  
2
reduces the loop damping so as to slow the circuit response time.  
This may be undesirable. Bandwidth can be reduced by reducing  
the loop gain. This scheme will improve damping and permit faster  
operation under narrow-band conditions. Note that the reduced  
impedance level at terminal 2 will require that a larger value of C be  
used for a given filter cutoff  
2
frequency. If more than three 567s are to be used, the network of R  
B
and R can be eliminated and the R resistors connected together.  
C
A
A capacitor between this junction and ground may be required to  
shunt high frequency components.  
making C large, the feedback circuit will enable faster operation of  
3
the 567 by allowing C to be kept small. Note that if the feedback  
3
OUTPUT LATCHING (Figure 7)  
time constant is made quite large, a short burst at the input  
frequency can be stretched into a long output pulse. This may be  
useful to drive, for example, stepping relays.  
To latch the output on after a signal is received, it is necessary to  
provide a feedback resistor around the output stage (between Pins 8  
and 1). Pin 1 is pulled up to unlatch the output stage.  
DETECTION BAND CENTERING (OR SKEW)  
ADJUSTMENT (Figure 5)  
REDUCTION OF C1 VALUE  
For precision very low-frequency applications, where the value of C  
becomes large, an overall cost savings may be achieved by  
1
When it is desired to alter the location of the detection band  
(corresponding to the loop capture range) within the lock range, the  
circuits shown above can be used. By moving the detection band to  
one edge of the range, for example, input signal variations will  
expand the detection band in only one direction. This may prove  
useful when a strong but undesirable signal is expected on one side  
inserting a voltage-follower between the R C junction and Pin 6,  
1
1
so as to allow a higher value of R and a lower value of C for a  
1
1
given frequency.  
or the other of the center frequency. Since R also alters the duty  
cycle slightly, this method may be used to obtain a precise duty  
cycle when the 567 is used as an oscillator.  
B
PROGRAMMING  
To change the center frequency, the value of R can be changed  
1
with a mechanical or solid state switch, or additional C capacitors  
1
may be added by grounding them through saturating NPN  
transistors.  
412  
April 15, 1992  
Philips Semiconductors Linear Products  
Product specification  
Tone decoder/phase-locked loop  
NE/SE567  
TYPICAL APPLICATIONS  
+
R
3
567  
897Hz  
DIGIT  
1
R
2
C
2
3
3
R
+
+
1
C
C
2
1
567  
770Hz  
4
5
6
7
8
567  
852Hz  
+
+
+
+
9
0
567  
941Hz  
*
567  
1209Hz  
NOTES:  
Component values (Typical)  
R
R
= 26.8 to 15kΩ  
= 24.7kΩ  
1
2
567  
1336Hz  
R
C
= 20kΩ  
3
1
= 0.10mF  
C
C
C
= 1.0mF 5V  
= 2.2mF 6V  
= 250µF 6V  
2
3
4
567  
1477Hz  
Touch-Tone Decoder  
413  
April 15, 1992  
Philips Semiconductors Linear Products  
Product specification  
Tone decoder/phase-locked loop  
NE/SE567  
TYPICAL APPLICATIONS (Continued)  
+5 TO 15V  
60Hz AC LINE  
50–200V  
RMS  
LOAD  
5
6
C
4
27pF  
567  
R
1
3
5
567  
8
K
1
+
6
2
1
+
500pF  
R
5741  
C
1
1
1:1  
2.5kΩ  
f
100kHz  
O
C
2
Precision VLF  
.006  
AUDIO OUT  
(IF INPUT IS  
FREQUENCY  
MODULATED)  
C
1
C
.02  
3
0.004mfd  
+V  
3
567  
2
8
Carrier-Current Remote Control or Intercom  
5
6
1
+V  
R
1
INPUT SIGNAL  
(>100mVrms)  
C
20k  
2
f
C
C
3
1
1
3
567  
8
5
6
2
1
R
L
R
1
3
567  
2
8
NOR  
V
INPUT  
O
5
6
1
+V  
CHANNEL  
C
C
C
8
1
2
3
OR RECEIVER  
130  
R’  
1
C
+ C  
+ C  
+
(mfd)  
20k  
2
2
1
f
O
C
R
f
2
1
1
567  
3
+ 1.12R  
1
5
6
2
1
C’  
C’  
2
1
R’  
1
24% Bandwidth Tone Decoder  
OUTPUT  
(INTO 1k  
OHM MIN.  
LOAD)  
C’  
C’  
C’  
3
1
2
100mv (pp)  
SQUARE OR  
50mVRMS  
567  
3
5
SINE INPUT  
f
2
2
6
+90°  
PHASE  
SHIFT  
Dual-Tone Decoder  
R
1
C
C
1
2
NOTES:  
= R /5  
R
2
1
Adjust R so that φ = 90° with control midway.  
1
0° to 180° Phase Shifter  
NOTES:  
1. Resistor and capacitor values chosen for desired frequencies and bandwidth.  
2. If C3 is made large so as to delay turn-on of the top 567, decoding of sequential (f  
f
) tones is possible.  
1 2  
414  
April 15, 1992  
Philips Semiconductors Linear Products  
Product specification  
Tone decoder/phase-locked loop  
NE/SE567  
TYPICAL APPLICATIONS (Continued)  
+
+
R
L
R
567  
6
L
567  
6
567  
3
2
5
8
8
80°  
2
5
2
6
5
3
VCO  
TERMINAL  
(±6%)  
CONNECT PIN 3  
TO 2.8V TO  
INVERT OUTPUT  
f
O
R
1
R
> 1000Ω  
L
R
> 1000Ω  
R
L
R
1
1
10k  
C
1
C
2
C
1
C
2
C
L
Oscillator With Double Frequency  
Output  
Precision Oscillator With 20ns  
Switching  
Oscillator With Quadrature Output  
+
+
567  
R
L
6
5
567  
8
OUTPUT  
R
L
567  
8
3
6
5
1
1k(MIN)  
2
6
5
1
10kΩ  
VCO  
TERMINAL  
(±6%)  
R
1
100kΩ  
R
1
C
2
C
1
DUTY  
CYCLE  
ADJUST  
C
C
1
1
Precision Oscillator to Switch 100mA  
Loads  
Pulse Generator With 25% Duty Cycle  
Pulse Generator  
415  
April 15, 1992  

相关型号:

NE567V

Tone Decoder
TI

NE56800

TRANSISTOR | BJT | NPN | 15V V(BR)CEO | 150MA I(C) | CHIP
ETC

NE56803

TRANSISTOR | BJT | NPN | 15V V(BR)CEO | 150MA I(C) | MACRO-X
ETC

NE56853

TRANSISTOR | BJT | NPN | 15V V(BR)CEO | 150MA I(C) | RFMOD
ETC

NE56854

TRANSISTOR | BJT | NPN | 15V V(BR)CEO | 150MA I(C) | STX-M2.6
ETC

NE56855

TRANSISTOR | BJT | NPN | 150MA I(C) | FO-102VAR
ETC

NE56857

TRANSISTOR | BJT | NPN | 15V V(BR)CEO | 150MA I(C) | STX-M2.6
ETC

NE56887

TRANSISTOR | BJT | NPN | 15V V(BR)CEO | 150MA I(C) | FO-102VAR
ETC

NE568A

150MHz phase-locked loop
NXP

NE568AD

150MHz phase-locked loop
NXP

NE568AD-T

PLL/Frequency Synthesis Circuit, PDSO20,
PHILIPS

NE568AN

150MHz phase-locked loop
NXP