NX18P3001UKZ [NXP]
NX18P3001 - Bidirectional power switch for charger and USB-OTG combinations;
| 型号： | NX18P3001UKZ |
| 厂家： | 
NXP |
| 描述： | NX18P3001 - Bidirectional power switch for charger and USB-OTG combinations |
| 文件： | 总21页 (文件大小：294K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
NX18P3001
Bidirectional high-side power switch for charger and
USB-OTG combined applications
Rev. 1 — 24 September 2013
Product data sheet
1. General description
The NX18P3001 is an advanced bidirectional power switch and ESD- protection device
for combined USB-OTG and charger port applications. It includes undervoltage lockout,
overvoltage lockout and overtemperature protection circuits designed to automatically
isolate the power switch terminals when a fault condition occurs.
The device features two power switch input/output terminals (VBUSI and VBUSO), an
open-drain acknowledge output (ACK), an enable input which includes logic level
translation (EN) and low capacitance Transient Voltage Suppression (TVS) type ESD
clamps for USB data and ID pins.
When EN is set HIGH the device enters a low-power mode, disabling all protection
circuits. When used in combined charger and USB-OTG applications the 30 V tolerant
VBUSI switch terminal is used as the supply and switch input when charging, for
USB-OTG the VBUSO switch terminal is used as the supply and switch input.
Designed for operation from 3.2 V to 17.5 V, it is used in battery charging and power
domain isolation applications to reduce power dissipation and extend battery life.
2. Features and benefits
30 V tolerant VBUSI supply pin
Wide supply voltage range from 3.2 V to 17.5 V
Automatic switch operation for charging within the supply range
ISW maximum 3 A continuous current
Low ON resistance: 62 m (typical) at a supply voltage of 5.0 V
1.8 V control logic input to open the switch
Soft start turn-on slew rate
Protection circuitry
Overtemperature protection
Overvoltage lockout
Undervoltage lockout
ESD protection:
HBM ANSI/ESDA/JEDEC JS-001 Class 2 exceeds 2 kV
CDM AEC standard Q100-01 (JESD22-C101E)
IEC61000-4-2 contact discharge exceeds 8 kV for pins VBUSI, D, D+ and ID
Specified from 40 C to +85 C
NX18P3001
NXP Semiconductors
Bidirectional power switch for charger and USB-OTG combinations
3. Applications
Smart and feature phones
Tablets, eBooks
4. Ordering information
Table 1.
Type number Package
Temperature range Name
Ordering information
Description
Version
NX18P3001UK 40 C to +85 C
WLCSP12 wafer level chip-scale package, 12 bumps;
body 1.36 1.66 0.51 mm (Backside Coating
included)
NX18P3001
5. Marking
Table 2.
Marking codes
Type number
Marking code
NX18P3001UK
X18P3
6. Functional diagram
(1
9%86,
'ꢁ
9%862
'ꢀ
,'
$&.
DDDꢀꢁꢁꢂꢃꢄꢃ
Fig 1. Logic symbol
9%86,
9%862
29/2
89/2
89/2
'ꢀ
'ꢁ
,'
(1
&21752/
$&.
273
DDDꢀꢁꢁꢂꢃꢄꢅ
Fig 2. Logic diagram (simplified schematic)
NX18P3001
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2013. All rights reserved.
Product data sheet
Rev. 1 — 24 September 2013
2 of 21
NX18P3001
NXP Semiconductors
Bidirectional power switch for charger and USB-OTG combinations
7. Pinning information
7.1 Pinning
1;ꢀꢁ3ꢂꢃꢃꢀ
1;ꢀꢁ3ꢂꢃꢃꢀ
EDOOꢂ$ꢃ
LQGH[ꢂDUHD
ꢃ
ꢄ
ꢅ
ꢃ
ꢄ
ꢅ
$
%
&
'
9%86, 9%86, 9%862
9%86, 9%862 9%862
$
%
&
'
$&.
'ꢁ
*1'
'ꢀ
(1
,'
DDDꢀꢁꢁꢂꢃꢄꢂ
DDDꢀꢁꢁꢂꢃꢄꢆ
7UDQVSDUHQWꢂWRSꢂYLHZ
7UDQVSDUHQWꢂWRSꢂYLHZ
Fig 3. Pin configuration WLCSP12 package
Fig 4. Ball mapping for WLCSP12
7.2 Pin description
Table 3.
Symbol
VBUSO
VBUSI
ACK
Pin description
Pin
Description
A3, B2, B3
VBUSO (output/input supply)
VBUSI (input supply/output)
acknowledge condition indicator (open-drain output)
ground (0 V)
A1, A2, B1
C1
C2
C3
D1
D2
D3
GND
EN
enable input (active LOW)
ESD-protection I/O
D-
D+
ESD-protection I/O
ID
ESD-protection I/O
NX18P3001
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2013. All rights reserved.
Product data sheet
Rev. 1 — 24 September 2013
3 of 21
NX18P3001
NXP Semiconductors
Bidirectional power switch for charger and USB-OTG combinations
8. Functional description
Table 4.
Function table[1]
VBUSI
< 3.2 V
EN
L
VBUSO
ACK
Operation mode
< 3.2 V
Z
Z
Z
0
0
Z
undervoltage lockout; switch open
enabled; switch closed; charging mode
enabled; switch closed; OTG mode
overtemperature protection; switch open
overvoltage lockout; switch open
disabled; switch open
L
3.2 V < VBUSI < 17.5 V < 3.2 V
L
< 3.2 V
> 3.2 V
L
X
X
X
X
L
> 17.5 V
X
H
[1] H = HIGH voltage level; L = LOW voltage level, Z = high-impedance OFF-state.
8.1 EN-input
A HIGH on EN disables the N-channel MOSFET and all protection circuits putting the
device into a low-power mode. A LOW on EN enables the protection circuits and then the
N-channel MOSFET.
8.2 Undervoltage lockout
When EN is LOW and VBUSI and VBUSO < 3.2 V, the UnderVoltage LockOut (UVLO)
circuits disable the N-channel MOSFET. Once VBUSI or VBUSO > 3.3 V and no other
protection circuits are active, the state of the N-channel MOSFET is controlled by the EN
pin.
8.3 Overvoltage lockout
When EN is LOW and VBUSI > 17.5 V, the OverVoltage LockOut (OVLO) circuit disables
the N-channel MOSFET and set the ACK output LOW. Once VBUSI < 17.35 V and no
other protection circuits are active, ACK is set high impedance and the state of the
N-channel MOSFET is controlled by the EN pin.
8.4 Overtemperature protection
When EN is LOW and the device temperature exceeds 125 C the OverTemperature
Protection (OTP) circuit disables the N-channel MOSFET and sets the ACK output LOW.
Once the device temperature decreases to below 115 C and no other protection circuits
are active, ACK is set high impedance and the state of the N-channel MOSFET is
controlled by the EN pin.
8.5 ACK output
The ACK output is an open-drain output that requires an external pull-up resistor. If OVLO
or OTP circuits are activated the ACK output is set LOW to indicate that a fault has
occurred. The ACK output returns to high impedance state automatically once the fault
condition is removed or EN is HIGH.
NX18P3001
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2013. All rights reserved.
Product data sheet
Rev. 1 — 24 September 2013
4 of 21
NX18P3001
NXP Semiconductors
Bidirectional power switch for charger and USB-OTG combinations
9. Application diagram
The NX18P3001 typically connects a USB port in a portable, battery operated device. The
ACK signal requires an additional external pull-up resistor which should be connected to a
supply voltage matching the logic input pin supply level it is connected to.
ꢃꢆꢇꢂ9ꢂꢁꢂꢈꢆꢈꢂ9
WRꢂSURFHVVRU
$&.
(1
%$77(5<ꢂ&+$5*(5
$1'
86%B27*ꢂ6833/<
IURPꢂSURFHVVRU
1;ꢀꢁ3ꢂꢃꢃꢀ
9%86
9%86,
'ꢀ
9%862
'ꢁ
,'
86%
3257
'ꢀ
'ꢁ
,'
86%ꢂ75$16&(,9(5
DDDꢀꢁꢁꢂꢃꢇꢁ
Fig 5. NX18P3001 application diagram
10. Limiting values
Table 5.
Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).
Symbol
Parameter
Conditions
VBUSI
Min
0.5
0.5
0.5
0.5
0.5
50
50
-
Max
+32
+6.75
+6.0
+6.0
+6.0
-
Unit
V
[1]
[1]
[2]
[1]
VI
input voltage
VBUSO
EN
V
V
D-, D+, ID
ACK
V
VO
output voltage
V
IIK
input clamping current
EN: VI < 0.5 V
mA
mA
A
ISK
switch clamping current VBUSI; VBUSO; VI < 0.5 V
-
ISW
Tj(max)
switch current
Tamb = 85 °C
3
maximum junction
temperature
40
+125
C
Tstg
storage temperature
65
+150
C
NX18P3001
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2013. All rights reserved.
Product data sheet
Rev. 1 — 24 September 2013
5 of 21
NX18P3001
NXP Semiconductors
Bidirectional power switch for charger and USB-OTG combinations
Table 5.
Limiting values …continued
In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).
Symbol
Parameter
Conditions
Min
Max
Unit
Ptot
total power dissipation
Tamb = 40 C to +85 C
WLCSP12 package
[3]
1.44
W
[1] The minimum and maximum switch voltage ratings may be exceeded if the switch clamping current rating is observed.
[2] The minimum input voltage rating may be exceeded if the input current rating is observed.
[3] For WLCSP12 package: Ptot derates linearly with 13.7 mW/K above 20 C.
11. Recommended operating conditions
Table 6.
Recommended operating conditions
Symbol Parameter
Conditions
VBUSI
Min
3.0
3.0
0
Max
30
Unit
VI
input voltage
V
VBUSO
EN
5.5
5.5
5.5
+85
V
V
VI/O
input/output voltage
ambient temperature
D-, D+, ID
0
V
Tamb
40
C
12. Thermal characteristics
Table 7.
Symbol
Rth(j-a)
Thermal characteristics
Parameter
Conditions
Typ
Unit
[1][2]
thermal resistance from junction to ambient
73
K/W
[1] The overall Rth(j-a) can vary depending on the board layout. To minimize the effective Rth(j-a), all pins must have a solid connection to
larger Cu layer areas e.g. to the power and ground layer. In multi-layer PCB applications, the second layer should be used to create a
large heat spreader area right below the device. If this layer is either ground or power, it should be connected with several vias to the top
layer connecting to the device ground or supply. Try not to use any solder-stop varnish under the chip.
[2] Please rely on the measurement data given for a rough estimation of the Rth(j-a) in your application. The actual Rth(j-a) value may vary in
applications using different layer stacks and layouts
13. Static characteristics
Table 8.
Static characteristics
VI(VBUSI) = 4.0 V to 16.0 V or VI(VBUSO) = 4.0 V to 5.5 V; unless otherwise specified; Voltages are referenced to GND
(ground = 0 V).
Symbol
Parameter
Conditions
Tamb = 25 C
Min Typ[1]
Max
Tamb = 40 C to +85 C Unit
Min
Max
VIH
VIL
HIGH-level input
voltage
EN
1.2
-
-
-
-
1.2
-
V
V
V
LOW-level input
voltage
EN
-
-
0.4
0.5
-
-
0.4
0.5
VOL
LOW-level output
voltage
ACK; IO = 8 mA
Rpu
Vpu
pull-up resistance ACK
pull-up voltage ACK
10
-
-
200
5.5
10
200
5.5
k
1.65
1.65
V
NX18P3001
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2013. All rights reserved.
Product data sheet
Rev. 1 — 24 September 2013
6 of 21
NX18P3001
NXP Semiconductors
Bidirectional power switch for charger and USB-OTG combinations
Table 8.
Static characteristics …continued
VI(VBUSI) = 4.0 V to 16.0 V or VI(VBUSO) = 4.0 V to 5.5 V; unless otherwise specified; Voltages are referenced to GND
(ground = 0 V).
Symbol
Parameter
Conditions
Tamb = 25 C
Min Typ[1]
Max
Tamb = 40 C to +85 C Unit
Min
Max
IGND
ground current
EN = LOW; IO = 0 A;
see Figure 6 to Figure 13
-
280
-
-
450
A
A
[2]
EN = HIGH; VI(VBUSx) = 5.5 V;
IO = 0 A; see Figure 6
to Figure 13
-
8
-
-
-
-
-
16
33
EN = HIGH; VI(VBUSI) = 16 V;
IO = 0 A; see Figure 6
to Figure 13
-
-
-
20
0.1
0.1
-
-
-
A
A
A
[3]
[4]
IS(OFF)
OFF-state leakage VI(VBUSI) = 30 V;
current
6.5
8.5
VI(VBUSO) = 0 V to 5 V;
see Figure 14
VI(VBUSO) = 5.5 V;
VI(VBUSI) = 0 V to 5 V;
see Figure 15
VUVLO
undervoltage
lockout voltage
VBUSI; VBUSO; EN = LOW
3.0
-
3.2
3.4
-
3.0
-
3.4
-
V
Vhys(UVLO) undervoltage
lockout hysteresis
voltage
VBUSI; VBUSO; EN = LOW
100
mV
VOVLO
overvoltagelockout VBUSI; EN = LOW
voltage
16.5 17.5
18.5
16.5
18.5
V
Vhys(OVLO) overvoltagelockout VBUSI; EN = LOW
hysteresis voltage
-
-
105
3
-
-
-
-
-
-
mV
pF
[2]
CI/O
input/output
capacitance
D-; D+; ID; VI(VBUSx) = 5.5 V
CI
input capacitance
EN
-
-
3
-
-
-
-
-
pF
nF
CS(ON)
ON-state
VBUSI; VBUSO
0.5
0.5
capacitance
[1] All typical values are measured at VI(VBUSx) = 5.0 V unless otherwise specified.
[2] VBUSx is the supply voltage associated with the input, either VBUSI or VBUSO.
[3] Typical value is measured at VI(VBUSO) = 0 V.
[4] Typical value is measured at VI(VBUSI) = 0 V.
NX18P3001
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2013. All rights reserved.
Product data sheet
Rev. 1 — 24 September 2013
7 of 21
NX18P3001
NXP Semiconductors
Bidirectional power switch for charger and USB-OTG combinations
13.1 Graphs
DDDꢀꢁꢁꢂꢃꢇꢈ
DDDꢀꢁꢁꢂꢃꢂꢈ
ꢅꢇꢌ
ꢅꢄꢌ
ꢉꢃꢊ
,
,
*1'
ꢉ $ꢊ
*1'
ꢉ $ꢊ
ꢉꢃꢊ
ꢅꢌꢋ
ꢄꢈꢍ
ꢄꢄꢇ
ꢃꢈꢄ
ꢎꢍ
ꢃꢏꢄ
ꢃꢄꢇ
ꢍꢋ
ꢉꢄꢊ
ꢉꢄꢊ
ꢌ
ꢌ
ꢁꢋꢌ
ꢁꢃꢈ
ꢃꢌ
ꢅꢈ
ꢍꢌ
ꢇꢈ
ꢁꢋꢌ
ꢁꢃꢈ
ꢃꢌ
ꢅꢈ
ꢍꢌ
ꢇꢈ
7
ꢂꢉ&ꢊ
7
ꢂꢉ&ꢊ
DPE
DPE
VI(VBUSI) = 16 V
VI(VBUSO) = 5.5 V
(1) Enabled
(2) Disabled
(1) Enabled
(2) Disabled
Fig 6. Ground current versus temperature
Fig 7. Ground current versus temperature
DDDꢀꢁꢁꢂꢃꢇꢉ
DDDꢀꢁꢁꢂꢃꢇꢄ
ꢅꢎꢌ
ꢄꢄ
*1'
ꢉ $ꢊ
ꢃꢏ
,
,
*1'
ꢉ $ꢊ
ꢅꢅꢇ
ꢉꢅꢊ
ꢉꢄꢊ
ꢉꢃꢊ
ꢃꢍ
ꢃꢅ
ꢃꢌ
ꢎ
ꢉꢃꢊ
ꢉꢄꢊ
ꢉꢅꢊ
ꢅꢌꢍ
ꢄꢎꢋ
ꢄꢋꢄ
ꢄꢃꢌ
ꢋ
ꢋ
ꢍꢆꢋ
ꢇꢆꢇ
ꢃꢃꢆꢄ
ꢃꢅꢆꢍ
ꢃꢍ
ꢋ
ꢍ
ꢇ
ꢃꢌ
ꢃꢄ
ꢃꢋ
ꢃꢍ
9
ꢂꢉ9ꢊ
9
ꢂꢉ9ꢊ
ꢉ9%86[ꢊ
ꢉ9%86[ꢊ
EN = L
EN = H
(1) Tamb = 40 C.
(2) amb = 25 C.
(3) Tamb = 85 C.
(1) Tamb = 40 C.
(2) amb = 25 C.
(3) Tamb = 85 C.
T
T
Fig 8. Ground current versus input voltage on pin
VBUSI
Fig 9. Ground current versus input voltage on pin
VBUSI
NX18P3001
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2013. All rights reserved.
Product data sheet
Rev. 1 — 24 September 2013
8 of 21
NX18P3001
NXP Semiconductors
Bidirectional power switch for charger and USB-OTG combinations
DDDꢀꢁꢁꢂꢃꢇꢇ
DDDꢀꢁꢁꢂꢃꢇꢃ
ꢅꢄꢌ
ꢇ
,
,
*1'
ꢉ $ꢊ
*1'
ꢉ $ꢊ
ꢄꢏꢇ
ꢎꢆꢄ
ꢍꢆꢋ
ꢈꢆꢍ
ꢋꢆꢇ
ꢋ
ꢄꢎꢍ
ꢄꢈꢋ
ꢄꢅꢄ
ꢄꢃꢌ
ꢉꢃꢊ
ꢉꢄꢊ
ꢉꢅꢊ
ꢉꢃꢊ
ꢉꢄꢊ
ꢉꢅꢊ
ꢋ
ꢋꢆꢅ
ꢋꢆꢍ
ꢋꢆꢏ
ꢈꢆꢄ
ꢈꢆꢈ
ꢋ
ꢋꢆꢅ
ꢋꢆꢍ
ꢋꢆꢏ
ꢈꢆꢄ
ꢈꢆꢈ
9
ꢂꢉ9ꢊ
9
ꢂꢉ9ꢊ
ꢉ9%862ꢊ
ꢉ9%862ꢊ
EN = L
EN = H
(1)
Tamb = 40 C.
(1) Tamb = 40 C.
(2) Tamb = 25 C.
(3) Tamb = 85 C.
(2) Tamb = 25 C.
(3) Tamb = 85 C.
Fig 10. Ground current versus input voltage on pin
VBUSO
Fig 11. Ground current versus input voltage on pin
VBUSO
DDDꢀꢁꢁꢂꢃꢇꢅ
DDDꢀꢁꢁꢂꢃꢇꢂ
ꢎꢌꢌ
ꢋꢇꢌ
,
,
*1'
ꢉ $ꢊ
*1'
ꢉ $ꢊ
ꢈꢍꢌ
ꢅꢇꢋ
ꢋꢄꢌ
ꢄꢇꢌ
ꢃꢋꢌ
ꢌ
ꢄꢇꢇ
ꢃꢏꢄ
ꢏꢍ
ꢌ
ꢌ
ꢃꢆꢃ
ꢄꢆꢄ
ꢅꢆꢅ
ꢋꢆꢋ
9
ꢈꢆꢈ
ꢂꢉ9ꢊ
ꢌ
ꢃꢆꢃ
ꢄꢆꢄ
ꢅꢆꢅ
ꢋꢆꢋ
9
ꢈꢆꢈ
ꢂꢉ9ꢊ
,ꢉ(1ꢊ
,ꢉ(1ꢊ
VI(VBUSI) = 16 V
VI(VBUSO) = 5.5 V
Fig 12. Ground current versus input voltage on pin EN Fig 13. Ground current versus input voltage on pin EN
NX18P3001
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2013. All rights reserved.
Product data sheet
Rev. 1 — 24 September 2013
9 of 21
NX18P3001
NXP Semiconductors
Bidirectional power switch for charger and USB-OTG combinations
DDDꢀꢁꢁꢂꢃꢇꢆ
DDDꢀꢁꢁꢂꢃꢃꢈ
ꢅꢆꢈ
ꢈꢆꢅ
,
,
6ꢉ2))ꢊ
6ꢉ2))ꢊ
ꢉ $ꢊ
ꢉ $ꢊ
ꢄꢆꢇ
ꢋꢆꢄꢋ
ꢅꢆꢃꢇ
ꢄꢆꢃꢄ
ꢃꢆꢌꢍ
ꢌ
ꢄꢆꢃ
ꢃꢆꢋ
ꢌꢆꢎ
ꢌ
ꢌ
ꢃ
ꢄ
ꢅ
ꢋ
ꢈ
ꢌ
ꢃ
ꢄ
ꢅ
ꢋ
ꢈ
9
ꢂꢉ9ꢊ
9
ꢂꢉ9ꢊ
,ꢉ9%86,ꢊ
,ꢉ9%862ꢊ
VI(VBUSI) = 16 V
VI(VBUSO) = 5.5 V
Fig 14. OFF-state leakage current versus input voltage
on pin VBUSO
Fig 15. OFF-state leakage current versus input voltage
on pin VBUSI
13.2 ON resistance
Table 9.
ON resistance
At recommended operating conditions; voltages are referenced to GND (ground = 0 V)
Symbol Parameter
Conditions
Tamb = 25 C
Tamb = 40 C to +85 C Unit
Min Typ Max
Min
Max
RON
ON resistance VI(VBUSI) = 4.0 V to 16 V;
see Figure 16 to Figure 20
ILOAD = 200 mA
ILOAD = 1.5 A
-
-
62
62
-
-
40
40
100
100
m
m
VI(VBUSO) = 4.0 V to 5.5 V;
see Figure 16 to Figure 20
ILOAD = 200 mA
ILOAD = 1.5 A
-
-
62
62
-
-
40
40
100
100
m
m
NX18P3001
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2013. All rights reserved.
Product data sheet
Rev. 1 — 24 September 2013
10 of 21
NX18P3001
NXP Semiconductors
Bidirectional power switch for charger and USB-OTG combinations
13.3 ON resistance test circuit and graphs
9
6:
(1
ꢃꢆꢈꢂ9
9%86[
*1'
,
/2$'
9
,
DDDꢀꢁꢁꢂꢆꢆꢃ
RON = VSW / ILOAD
Fig 16. Test circuit for measuring ON resistance
DDDꢀꢁꢁꢂꢃꢃꢊ
DDDꢀꢁꢁꢂꢃꢃꢉ
ꢌꢆꢃ
ꢌꢆꢃ
5
5
21
ꢉȍꢊ
21
ꢉȍꢊ
ꢌꢆꢌꢇ
ꢌꢆꢌꢇ
ꢉꢃꢊ
ꢉꢄꢊ
ꢉꢅꢊ
ꢉꢃꢊ
ꢉꢄꢊ
ꢌꢆꢌꢍ
ꢌꢆꢌꢋ
ꢌꢆꢌꢄ
ꢌ
ꢌꢆꢌꢍ
ꢌꢆꢌꢋ
ꢌꢆꢌꢄ
ꢌ
ꢁꢋꢌ
ꢁꢃꢈ
ꢃꢌ
ꢅꢈ
ꢍꢌ
ꢇꢈ
ꢂꢉ&ꢊ
ꢁꢋꢌ
ꢁꢃꢈ
ꢃꢌ
ꢅꢈ
ꢍꢌ
ꢇꢈ
ꢂꢉ&ꢊ
7
7
DPE
DPE
VI(VBUSI) = 4.0 V and 16 V
VI(VBUSO) = 4.0 V and 5.5 V
Fig 17. ON resistance versus temperature
Fig 18. ON resistance versus temperature
NX18P3001
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2013. All rights reserved.
Product data sheet
Rev. 1 — 24 September 2013
11 of 21
NX18P3001
NXP Semiconductors
Bidirectional power switch for charger and USB-OTG combinations
DDDꢀꢁꢁꢂꢃꢃꢄ
DDDꢀꢁꢁꢂꢃꢃꢇ
ꢌꢆꢃ
ꢌꢆꢃ
5
5
21
21
ꢉȍꢊ
ꢉȍꢊ
ꢉꢅꢊ
ꢉꢄꢊ
ꢉꢃꢊ
ꢉꢅꢊ
ꢉꢄꢊ
ꢉꢃꢊ
ꢌꢆꢌꢇ
ꢌꢆꢌꢇ
ꢌꢆꢌꢍ
ꢌꢆꢌꢋ
ꢌꢆꢌꢄ
ꢌ
ꢌꢆꢌꢍ
ꢌꢆꢌꢋ
ꢌꢆꢌꢄ
ꢌ
ꢋ
ꢍꢆꢋ
ꢇꢆꢇ
ꢃꢃꢆꢄ
ꢃꢅꢆꢍ
ꢃꢍ
ꢋ
ꢋꢆꢅ
ꢋꢆꢍ
ꢋꢆꢏ
ꢈꢆꢄ
ꢈꢆꢈ
9
ꢂꢉ9ꢊ
9
ꢂꢉ9ꢊ
,ꢉ9%862ꢊ
,ꢉ9%86,ꢊ
(1) Tamb = 40 C.
(2) amb = 25 C.
(3) Tamb = 85 C.
(1)
(2)
T
amb = 40 C.
amb = 25 C.
T
T
(3) Tamb = 85 C.
Fig 19. ON resistance versus input voltage on pin
VBUSI
Fig 20. ON resistance versus input voltage on pin
VBUSO
14. Dynamic characteristics
Table 10. Dynamic characteristics
At recommended operating conditions; voltages are referenced to GND (ground = 0 V); for test circuit see Figure 22.
Symbol Parameter
Conditions
Tamb = 25 C
Tamb = 40 C to +85 C
Unit
Min
Typ
Max
Min
Max
ten
enable time
EN to VBUSO; see Figure 21
and Figure 23 to Figure 26
VI(VBUSI) = 4.0 V
VI(VBUSI) = 16 V
-
-
500
500
-
-
210
250
-
-
s
s
EN to VBUSI; see Figure 21
and Figure 23 to Figure 26
VI(VBUSO) = 4.0 V
VI(VBUSO) = 5.5 V
-
-
500
500
-
-
310
290
-
-
s
s
tdis
disable time
EN to VBUSO; see Figure 21
and Figure 27 to Figure 30
VI(VBUSI) = 4.0 V
VI(VBUSI) = 16 V
-
-
1.6
1.6
-
-
-
-
-
-
ms
ms
EN to VBUSI; see Figure 21
and Figure 27 to Figure 30
VI(VBUSO) = 4.0 V
VI(VBUSO) = 5.5 V
-
-
1.6
1.6
-
-
-
-
-
-
ms
ms
NX18P3001
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2013. All rights reserved.
Product data sheet
Rev. 1 — 24 September 2013
12 of 21
NX18P3001
NXP Semiconductors
Bidirectional power switch for charger and USB-OTG combinations
Table 10. Dynamic characteristics …continued
At recommended operating conditions; voltages are referenced to GND (ground = 0 V); for test circuit see Figure 22.
Symbol Parameter
Conditions
Tamb = 25 C
Tamb = 40 C to +85 C
Unit
Min
Typ
Max
Min
Max
ton
turn-on time
EN to VBUSO; see Figure 21
VI(VBUSI) = 4.0 V
-
-
1500
2000
-
-
880
-
-
s
s
VI(VBUSI) = 16 V
1130
EN to VBUSI; see Figure 21
VI(VBUSO) = 4.0 V
-
-
1500
1500
-
-
820
880
-
-
s
s
VI(VBUSO) = 5.5 V
toff
turn-off time
EN to VBUSO; see Figure 21
VI(VBUSI) = 4.0 V
-
-
34.6
34.6
-
-
-
-
-
-
ms
ms
VI(VBUSI) = 16 V
EN to VBUSI; see Figure 21
VI(VBUSO) = 4.0 V
-
-
34.6
34.6
-
-
-
-
-
-
ms
ms
VI(VBUSO) = 5.5 V
tTLH
LOW to HIGH VBUSO; see Figure 21
output
transition time
VI(VBUSI) = 4.0 V
-
-
1000
1500
-
-
670
880
-
-
s
s
VI(VBUSI) = 16 V
VBUSI; see Figure 21
VI(VBUSO) = 4.0 V
-
-
1000
1000
-
-
510
590
-
-
s
s
VI(VBUSO) = 5.5 V
tTHL
HIGH to LOW VBUSO; see Figure 21
output
transition time
VI(VBUSI) = 4.0 V
-
-
33.0
33.0
-
-
-
-
-
-
ms
ms
VI(VBUSI) = 16 V
VBUSI; see Figure 21
VI(VBUSO) = 4.0 V
VI(VBUSO) = 5.5 V
-
-
33.0
33.0
-
-
-
-
-
-
ms
ms
NX18P3001
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2013. All rights reserved.
Product data sheet
Rev. 1 — 24 September 2013
13 of 21
NX18P3001
NXP Semiconductors
Bidirectional power switch for charger and USB-OTG combinations
14.1 Waveforms and test circuit
9
,
(1ꢂLQSXW
*1'
9
0
W
W
RQ
9
RII
W
W
GLV
HQ
9
2+
9
<
<
RXWSXW
9
9
;
;
*1'
W
W
7/+
7+/
DDDꢀꢁꢁꢂꢃꢃꢃ
Measurement points are given in Table 11.
Logic level: VOH is the typical output voltage that occurs with the output load.
Fig 21. Switching times
Table 11. Measurement points
Supply voltage VI
EN Input
VM
Output
VBUSI
VBUSO
VX
VY
4.0 V to 16 V
4.0 V to 5.5 V
0.5 VI(EN)
0.1 VOH
0.9 VOH
(1
9%86[
*
9
(;7
5
/
&
/
9
,
DDDꢀꢁꢁꢂꢃꢃꢅ
Test data is given in Table 12.
Definitions test circuit:
RL = Load resistance.
CL = Load capacitance including jig and probe capacitance.
VEXT = External voltage for measuring switching times.
Fig 22. Test circuit for measuring switching times
Table 12. Test data
Supply voltage VEXT
VBUSI
Input
VI
Load
CL
100 F
VBUSO
RL
4.0 V to 16 V
4.0 V to 5.5 V
1.5 V
150
NX18P3001
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2013. All rights reserved.
Product data sheet
Rev. 1 — 24 September 2013
14 of 21
NX18P3001
NXP Semiconductors
Bidirectional power switch for charger and USB-OTG combinations
DDDꢀꢁꢁꢂꢃꢃꢂ
DDDꢀꢁꢁꢂꢃꢃꢆ
ꢋꢆꢈ
9%862ꢐꢂ(1
ꢉ9ꢊ
ꢍꢌꢌ
ꢋꢆꢈ
9%86,ꢐꢂ(1
ꢉ9ꢊ
ꢄꢇꢌꢌ
,
,
,ꢉ9%86,ꢊ
ꢉP$ꢊ
,ꢉ9%862ꢊ
ꢉP$ꢊ
ꢅꢆꢍ
ꢄꢆꢎ
ꢃꢆꢇ
ꢌꢆꢏ
ꢌ
ꢋꢇꢌ
ꢅꢍꢌ
ꢄꢋꢌ
ꢃꢄꢌ
ꢌ
ꢅꢆꢍ
ꢄꢆꢎ
ꢃꢆꢇ
ꢌꢆꢏ
ꢄꢄꢋꢌ
ꢃꢍꢇꢌ
ꢃꢃꢄꢌ
ꢈꢍꢌ
ꢌ
ꢉꢃꢊ
ꢉꢅꢊ
ꢉꢃꢊ
ꢉꢅꢊ
ꢉꢄꢊ
ꢉꢄꢊ
ꢌ
ꢌ
ꢌ
ꢌꢆꢈ
ꢃ
ꢃꢆꢈ
ꢄ
ꢄꢆꢈ
ꢌꢆꢈ
ꢃ
ꢃꢆꢈ
ꢄ
ꢄꢆꢈ
WꢂꢉPVꢊ
WꢂꢉPVꢊ
VI(VBUSI) = 4.0 V; RL = 150 ; CL = 100 F; Tamb = 25 C
(1) VBUSO
VI(VBUSO) = 4.0 V; RL = 150 ; CL = 100 F; Tamb = 25 C
(1) VBUSI
(2) EN
(2) EN
(3) II(VBUSI)
(3) II(VBUSO)
Fig 23. Enable time and in-rush current
Fig 24. Enable time and in-rush current
DDDꢀꢁꢁꢂꢃꢅꢁ
DDDꢀꢁꢁꢂꢃꢅꢈ
ꢃꢇ
9%862ꢐꢂ(1
ꢉ9ꢊ
ꢃꢇꢌꢌ
,
ꢍ
9%86,ꢐꢂ(1
ꢉ9ꢊ
ꢅꢌꢌꢌ
,ꢉ9%86,ꢊ
,
,ꢉ9%862ꢊ
ꢉP$ꢊ
ꢉP$ꢊ
ꢉꢃꢊ
ꢃꢈ
ꢃꢄ
ꢏ
ꢃꢈꢌꢌ
ꢋꢆꢇ
ꢅꢆꢍ
ꢄꢆꢋ
ꢃꢆꢄ
ꢄꢋꢌꢌ
ꢃꢇꢌꢌ
ꢃꢄꢌꢌ
ꢍꢌꢌ
ꢌ
ꢃꢄꢌꢌ
ꢏꢌꢌ
ꢍꢌꢌ
ꢅꢌꢌ
ꢌ
ꢉꢃꢊ
ꢍ
ꢉꢅꢊ
ꢉꢄꢊ
ꢉꢅꢊ
ꢉꢄꢊ
ꢅ
ꢌ
ꢌ
ꢌ
ꢌ
ꢌꢆꢇ
ꢃꢆꢍ
ꢄꢆꢋ
ꢅꢆꢄ
ꢋ
ꢌꢆꢈ
ꢃ
ꢃꢆꢈ
ꢄ
ꢄꢆꢈ
WꢂꢉPVꢊ
WꢂꢉPVꢊ
VI(VBUSI) = 16 V; RL = 150 ; CL = 100 F; Tamb = 25 C
(1) VBUSO
VI(VBUSO) = 5.5 V; RL = 150 ; CL = 100 F; Tamb = 25 C
(1) VBUSI
(2) EN
(2) EN
(3) II(VBUSI)
(3) II(VBUSO)
Fig 25. Enable time and in-rush current
Fig 26. Enable time and in-rush current
NX18P3001
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2013. All rights reserved.
Product data sheet
Rev. 1 — 24 September 2013
15 of 21
NX18P3001
NXP Semiconductors
Bidirectional power switch for charger and USB-OTG combinations
DDDꢀꢁꢁꢂꢃꢅꢊ
DDDꢀꢁꢁꢂꢃꢅꢉ
ꢈ
ꢅꢌ
ꢈ
ꢅꢌ
9%862ꢐꢂ(1
ꢉ9ꢊ
9%86,ꢐꢂ(1
ꢉ9ꢊ
,
,
,ꢉ9%86,ꢊ
ꢉP$ꢊ
,ꢉ9%862ꢊ
ꢉP$ꢊ
ꢉꢄꢊ
ꢉꢄꢊ
ꢋ
ꢄꢋ
ꢃꢇ
ꢃꢄ
ꢍ
ꢋ
ꢅ
ꢄ
ꢃ
ꢄꢋ
ꢃꢇ
ꢃꢄ
ꢍ
ꢅ
ꢄ
ꢉꢃꢊ
ꢉꢃꢊ
ꢉꢅꢊ
ꢃ
ꢉꢅꢊ
ꢌ
ꢌ
ꢌ
ꢌ
ꢌ
ꢌ
ꢃꢏ
ꢅꢇ
ꢈꢎ
ꢎꢍ
ꢏꢈ
ꢃꢏ
ꢅꢇ
ꢈꢎ
ꢎꢍ
ꢏꢈ
WꢂꢉPVꢊ
WꢂꢉPVꢊ
VI(VBUSI) = 4.0 V; RL = 150 ; CL = 100 F; Tamb = 25 C
(1) VBUSO
VI(VBUSO) = 4.0 V; RL = 150 ; CL = 100 F; Tamb = 25 C
(1) VBUSI
(2) EN
(2) EN
(3) II(VBUSI)
(3) II(VBUSO)
Fig 27. Disable time
Fig 28. Disable time
DDDꢀꢁꢁꢂꢃꢅꢄ
DDDꢀꢁꢁꢂꢃꢅꢇ
ꢃꢍ
ꢃꢍ
,
ꢍ
ꢅꢇ
,
ꢉꢄꢊ
9%86,ꢐꢂ(1
9%862ꢐꢂ(1
ꢉ9ꢊ
,ꢉ9%86,ꢊ
,ꢉ9%862ꢊ
ꢉ9ꢊ
ꢉP$ꢊ
ꢉP$ꢊ
ꢃꢄ
ꢃꢄ
ꢋꢆꢈ
ꢄꢇꢆꢈ
ꢇ
ꢇ
ꢋ
ꢌ
ꢅ
ꢃꢏ
ꢏꢆꢈ
ꢌ
ꢉꢄꢊ
ꢉꢃꢊ
ꢉꢃꢊ
ꢉꢅꢊ
ꢋ
ꢃꢆꢈ
ꢌ
ꢉꢅꢊ
ꢌ
ꢌ
ꢃꢏ
ꢅꢇ
ꢈꢎ
ꢎꢍ
ꢏꢈ
ꢌ
ꢃꢏ
ꢅꢇ
ꢈꢎ
ꢎꢍ
ꢏꢈ
WꢂꢉPVꢊ
WꢂꢉPVꢊ
VI(VBUSI) = 16 V; RL = 150 ; CL = 100 F; Tamb = 25 C
(1) VBUSO
VI(VBUSO) = 5.5 V; RL = 150 ; CL = 100 F; Tamb = 25 C
(1) VBUSI
(2) EN
(2) EN
(3) II(VBUSI)
(3) II(VBUSO)
Fig 29. Disable time
Fig 30. Disable time
NX18P3001
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2013. All rights reserved.
Product data sheet
Rev. 1 — 24 September 2013
16 of 21
NX18P3001
NXP Semiconductors
Bidirectional power switch for charger and USB-OTG combinations
15. Package outline
:/&63ꢀꢄꢅꢆZDIHUꢆOHYHOꢆFKLSꢇVFDOHꢆSDFNDJHꢈ
ꢀꢄꢆEXPSVꢈꢆꢀꢉꢂꢊꢆ[ꢆꢀꢉꢊꢊꢆ[ꢆꢃꢉꢋꢀꢆPPꢌꢆꢃꢉꢍꢆPPꢆSLWFKꢆꢎ%DFNVLGHꢆFRDWLQJꢆLQFOXGHGꢏ
1;ꢀꢁ3ꢂꢃꢃꢀ
$
%
(
$
EDOOꢂ$ꢃ
LQGH[ꢂDUHD
ꢄ
$
'
$
ꢃ
GHWDLOꢂ;
H
ꢃ
&
ꢂY
ꢂZ
&
&
$ %
\
H
E
'
H
&
%
$
H
ꢄ
ꢃꢑꢄꢂH
EDOOꢂ$ꢃ
LQGH[ꢂDUHD
ꢃ
ꢄ
ꢅ
;
ꢌ
ꢄꢂPP
VFDOH
'LPHQVLRQVꢂꢉPPꢂDUHꢂWKHꢂRULJLQDOꢂGLPHQVLRQVꢊ
8QLW
$
$
$
E
'
(
H
H
H
ꢄ
Y
Z
\
ꢃ
ꢄ
ꢃ
PD[ ꢌꢆꢈꢈ ꢌꢆꢄꢅ ꢌꢆꢅꢋ ꢌꢆꢄꢏ ꢃꢆꢍꢏ ꢃꢆꢅꢏ
QRP
PP
ꢌꢆꢈꢃ ꢌꢆꢄꢌ ꢌꢆꢅꢃ ꢌꢆꢄꢍ ꢃꢆꢍꢍ ꢃꢆꢅꢍ
ꢌꢆꢋ
ꢌꢆꢇ
ꢃꢆꢄ ꢌꢆꢌꢈ ꢌꢆꢃꢈ ꢌꢆꢌꢅ
PLQ ꢌꢆꢋꢎ ꢌꢆꢃꢎ ꢌꢆꢄꢏ ꢌꢆꢄꢅ ꢃꢆꢍꢅ ꢃꢆꢅꢅ
ZOFVSꢈꢊBQ[ꢈꢂSꢉꢁꢁꢈBSR
5HIHUHQFHV
2XWOLQH
YHUVLRQ
(XURSHDQ
SURMHFWLRQ
,VVXHꢂGDWH
,(&
-('(&
-(,7$
ꢃꢅꢁꢌꢅꢁꢄꢏ
ꢃꢅꢁꢌꢈꢁꢄꢅ
1;ꢃꢇ3ꢅꢌꢌꢃ
Fig 31. Package outline WLCSP12 package
NX18P3001
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2013. All rights reserved.
Product data sheet
Rev. 1 — 24 September 2013
17 of 21
NX18P3001
NXP Semiconductors
Bidirectional power switch for charger and USB-OTG combinations
16. Abbreviations
Table 13. Abbreviations
Acronym
CDM
Description
Charged Device Model
DUT
Device Under Test
ESD
ElectroStatic Discharge
HBM
Human Body Model
MOSFET
OTP
Metal-Oxide Semiconductor Field Effect Transistor
OverTemperature Protection
Universal Serial Bus On-The-Go
UnderVoltage LockOut
USB-OTG
UVLO
OVLO
OverVoltage LockOut
17. Revision history
Table 14. Revision history
Document ID
Release date
Data sheet status
Change notice
Supersedes
NX18P3001 v.1
20130924
Product data sheet
-
-
NX18P3001
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2013. All rights reserved.
Product data sheet
Rev. 1 — 24 September 2013
18 of 21
NX18P3001
NXP Semiconductors
Bidirectional power switch for charger and USB-OTG combinations
18. Legal information
18.1 Data sheet status
Document status[1][2]
Product status[3]
Development
Definition
Objective [short] data sheet
This document contains data from the objective specification for product development.
This document contains data from the preliminary specification.
This document contains the product specification.
Preliminary [short] data sheet Qualification
Product [short] data sheet Production
[1]
[2]
[3]
Please consult the most recently issued document before initiating or completing a design.
The term ‘short data sheet’ is explained in section “Definitions”.
The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status
information is available on the Internet at URL http://www.nxp.com.
Suitability for use — NXP Semiconductors products are not designed,
18.2 Definitions
authorized or warranted to be suitable for use in life support, life-critical or
safety-critical systems or equipment, nor in applications where failure or
malfunction of an NXP Semiconductors product can reasonably be expected
to result in personal injury, death or severe property or environmental
damage. NXP Semiconductors and its suppliers accept no liability for
inclusion and/or use of NXP Semiconductors products in such equipment or
applications and therefore such inclusion and/or use is at the customer’s own
risk.
Draft — The document is a draft version only. The content is still under
internal review and subject to formal approval, which may result in
modifications or additions. NXP Semiconductors does not give any
representations or warranties as to the accuracy or completeness of
information included herein and shall have no liability for the consequences of
use of such information.
Short data sheet — A short data sheet is an extract from a full data sheet
with the same product type number(s) and title. A short data sheet is intended
for quick reference only and should not be relied upon to contain detailed and
full information. For detailed and full information see the relevant full data
sheet, which is available on request via the local NXP Semiconductors sales
office. In case of any inconsistency or conflict with the short data sheet, the
full data sheet shall prevail.
Applications — Applications that are described herein for any of these
products are for illustrative purposes only. NXP Semiconductors makes no
representation or warranty that such applications will be suitable for the
specified use without further testing or modification.
Customers are responsible for the design and operation of their applications
and products using NXP Semiconductors products, and NXP Semiconductors
accepts no liability for any assistance with applications or customer product
design. It is customer’s sole responsibility to determine whether the NXP
Semiconductors product is suitable and fit for the customer’s applications and
products planned, as well as for the planned application and use of
customer’s third party customer(s). Customers should provide appropriate
design and operating safeguards to minimize the risks associated with their
applications and products.
Product specification — The information and data provided in a Product
data sheet shall define the specification of the product as agreed between
NXP Semiconductors and its customer, unless NXP Semiconductors and
customer have explicitly agreed otherwise in writing. In no event however,
shall an agreement be valid in which the NXP Semiconductors product is
deemed to offer functions and qualities beyond those described in the
Product data sheet.
NXP Semiconductors does not accept any liability related to any default,
damage, costs or problem which is based on any weakness or default in the
customer’s applications or products, or the application or use by customer’s
third party customer(s). Customer is responsible for doing all necessary
testing for the customer’s applications and products using NXP
Semiconductors products in order to avoid a default of the applications and
the products or of the application or use by customer’s third party
customer(s). NXP does not accept any liability in this respect.
18.3 Disclaimers
Limited warranty and liability — Information in this document is believed to
be accurate and reliable. However, NXP Semiconductors does not give any
representations or warranties, expressed or implied, as to the accuracy or
completeness of such information and shall have no liability for the
consequences of use of such information. NXP Semiconductors takes no
responsibility for the content in this document if provided by an information
source outside of NXP Semiconductors.
Limiting values — Stress above one or more limiting values (as defined in
the Absolute Maximum Ratings System of IEC 60134) will cause permanent
damage to the device. Limiting values are stress ratings only and (proper)
operation of the device at these or any other conditions above those given in
the Recommended operating conditions section (if present) or the
Characteristics sections of this document is not warranted. Constant or
repeated exposure to limiting values will permanently and irreversibly affect
the quality and reliability of the device.
In no event shall NXP Semiconductors be liable for any indirect, incidental,
punitive, special or consequential damages (including - without limitation - lost
profits, lost savings, business interruption, costs related to the removal or
replacement of any products or rework charges) whether or not such
damages are based on tort (including negligence), warranty, breach of
contract or any other legal theory.
Terms and conditions of commercial sale — NXP Semiconductors
products are sold subject to the general terms and conditions of commercial
sale, as published at http://www.nxp.com/profile/terms, unless otherwise
agreed in a valid written individual agreement. In case an individual
agreement is concluded only the terms and conditions of the respective
agreement shall apply. NXP Semiconductors hereby expressly objects to
applying the customer’s general terms and conditions with regard to the
purchase of NXP Semiconductors products by customer.
Notwithstanding any damages that customer might incur for any reason
whatsoever, NXP Semiconductors’ aggregate and cumulative liability towards
customer for the products described herein shall be limited in accordance
with the Terms and conditions of commercial sale of NXP Semiconductors.
Right to make changes — NXP Semiconductors reserves the right to make
changes to information published in this document, including without
limitation specifications and product descriptions, at any time and without
notice. This document supersedes and replaces all information supplied prior
to the publication hereof.
No offer to sell or license — Nothing in this document may be interpreted or
construed as an offer to sell products that is open for acceptance or the grant,
conveyance or implication of any license under any copyrights, patents or
other industrial or intellectual property rights.
NX18P3001
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2013. All rights reserved.
Product data sheet
Rev. 1 — 24 September 2013
19 of 21
NX18P3001
NXP Semiconductors
Bidirectional power switch for charger and USB-OTG combinations
Export control — This document as well as the item(s) described herein
may be subject to export control regulations. Export might require a prior
authorization from competent authorities.
NXP Semiconductors’ specifications such use shall be solely at customer’s
own risk, and (c) customer fully indemnifies NXP Semiconductors for any
liability, damages or failed product claims resulting from customer design and
use of the product for automotive applications beyond NXP Semiconductors’
standard warranty and NXP Semiconductors’ product specifications.
Non-automotive qualified products — Unless this data sheet expressly
states that this specific NXP Semiconductors product is automotive qualified,
the product is not suitable for automotive use. It is neither qualified nor tested
in accordance with automotive testing or application requirements. NXP
Semiconductors accepts no liability for inclusion and/or use of
Translations — A non-English (translated) version of a document is for
reference only. The English version shall prevail in case of any discrepancy
between the translated and English versions.
non-automotive qualified products in automotive equipment or applications.
In the event that customer uses the product for design-in and use in
automotive applications to automotive specifications and standards, customer
(a) shall use the product without NXP Semiconductors’ warranty of the
product for such automotive applications, use and specifications, and (b)
whenever customer uses the product for automotive applications beyond
18.4 Trademarks
Notice: All referenced brands, product names, service names and trademarks
are the property of their respective owners.
19. Contact information
For more information, please visit: http://www.nxp.com
For sales office addresses, please send an email to: salesaddresses@nxp.com
NX18P3001
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2013. All rights reserved.
Product data sheet
Rev. 1 — 24 September 2013
20 of 21
NX18P3001
NXP Semiconductors
Bidirectional power switch for charger and USB-OTG combinations
20. Contents
1
2
3
4
5
6
General description. . . . . . . . . . . . . . . . . . . . . . 1
Features and benefits . . . . . . . . . . . . . . . . . . . . 1
Applications . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2
Ordering information. . . . . . . . . . . . . . . . . . . . . 2
Marking. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2
Functional diagram . . . . . . . . . . . . . . . . . . . . . . 2
7
7.1
7.2
Pinning information. . . . . . . . . . . . . . . . . . . . . . 3
Pinning . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3
Pin description . . . . . . . . . . . . . . . . . . . . . . . . . 3
8
Functional description . . . . . . . . . . . . . . . . . . . 4
EN-input . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4
Undervoltage lockout . . . . . . . . . . . . . . . . . . . . 4
Overvoltage lockout . . . . . . . . . . . . . . . . . . . . . 4
Overtemperature protection . . . . . . . . . . . . . . . 4
ACK output . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4
8.1
8.2
8.3
8.4
8.5
9
Application diagram . . . . . . . . . . . . . . . . . . . . . 5
Limiting values. . . . . . . . . . . . . . . . . . . . . . . . . . 5
Recommended operating conditions. . . . . . . . 6
Thermal characteristics . . . . . . . . . . . . . . . . . . 6
10
11
12
13
Static characteristics. . . . . . . . . . . . . . . . . . . . . 6
Graphs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
ON resistance. . . . . . . . . . . . . . . . . . . . . . . . . 10
ON resistance test circuit and graphs. . . . . . . 11
13.1
13.2
13.3
14
14.1
15
Dynamic characteristics . . . . . . . . . . . . . . . . . 12
Waveforms and test circuit . . . . . . . . . . . . . . . 14
Package outline . . . . . . . . . . . . . . . . . . . . . . . . 17
Abbreviations. . . . . . . . . . . . . . . . . . . . . . . . . . 18
Revision history. . . . . . . . . . . . . . . . . . . . . . . . 18
16
17
18
Legal information. . . . . . . . . . . . . . . . . . . . . . . 19
Data sheet status . . . . . . . . . . . . . . . . . . . . . . 19
Definitions. . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
Disclaimers. . . . . . . . . . . . . . . . . . . . . . . . . . . 19
Trademarks. . . . . . . . . . . . . . . . . . . . . . . . . . . 20
18.1
18.2
18.3
18.4
19
20
Contact information. . . . . . . . . . . . . . . . . . . . . 20
Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
Please be aware that important notices concerning this document and the product(s)
described herein, have been included in section ‘Legal information’.
© NXP B.V. 2013.
All rights reserved.
For more information, please visit: http://www.nxp.com
For sales office addresses, please send an email to: salesaddresses@nxp.com
Date of release: 24 September 2013
Document identifier: NX18P3001
相关型号：
©2020 ICPDF网 联系我们和版权申明