P89LPC933FDH,529 [NXP]
P89LPC933/934/935/936 - 8-bit microcontroller with accelerated two-clock 80C51 core 4 kB/8 kB/16 kB 3 V byte-erasable flash with 8-bit ADCs TSSOP2 28-Pin;型号: | P89LPC933FDH,529 |
厂家: | NXP |
描述: | P89LPC933/934/935/936 - 8-bit microcontroller with accelerated two-clock 80C51 core 4 kB/8 kB/16 kB 3 V byte-erasable flash with 8-bit ADCs TSSOP2 28-Pin 时钟 PC 微控制器 光电二极管 外围集成电路 |
文件: | 总77页 (文件大小:537K) |
中文: | 中文翻译 | 下载: | 下载PDF数据表文档文件 |
P89LPC933/934/935/936
8-bit microcontroller with accelerated two-clock 80C51 core
4 kB/8 kB/16 kB 3 V byte-erasable flash with 8-bit ADCs
Rev. 8 — 12 January 2011
Product data sheet
1. General description
The P89LPC933/934/935/936 is a single-chip microcontroller, available in low cost
packages, based on a high performance processor architecture that executes instructions
in two to four clocks, six times the rate of standard 80C51 devices. Many system-level
functions have been incorporated into the P89LPC933/934/935/936 in order to reduce
component count, board space, and system cost.
2. Features and benefits
2.1 Principal features
4 kB/8 kB/16 kB byte-erasable flash code memory organized into 1 kB/2 kB sectors
and 64-byte pages. Single-byte erasing allows any byte(s) to be used as non-volatile
data storage.
256-byte RAM data memory. Both the P89LPC935 and P89LPC936 also include a
512-byte auxiliary on-chip RAM.
512-byte customer data EEPROM on chip allows serialization of devices, storage of
setup parameters, etc. (P89LPC935/936).
Dual 4-input multiplexed 8-bit A/D converters/DAC outputs (P89LPC935/936, single
A/D on P89LPC933/934).Two analog comparators with selectable inputs and
reference source.
Two 16-bit counter/timers (each may be configured to toggle a port output upon timer
overflow or to become a PWM output) and a 23-bit system timer that can also be used
as an RTC.
Enhanced UART with fractional baud rate generator, break detect, framing error
detection, and automatic address detection; 400 kHz byte-wide I2C-bus
communication port and SPI communication port.
Capture/Compare Unit (CCU) provides PWM, input capture, and output compare
functions (P89LPC935/936).
High-accuracy internal RC oscillator option allows operation without external oscillator
components. The RC oscillator option is selectable and fine tunable.
2.4 V to 3.6 V VDD operating range. I/O pins are 5 V tolerant (may be pulled up or
driven to 5.5 V).
28-pin TSSOP, PLCC, and HVQFN packages with 23 I/O pins minimum and up to 26
I/O pins while using on-chip oscillator and reset options.
P89LPC933/934/935/936
NXP Semiconductors
8-bit microcontroller with accelerated two-clock 80C51 core
2.2 Additional features
A high performance 80C51 CPU provides instruction cycle times of 111 ns to 222 ns
for all instructions except multiply and divide when executing at 18 MHz. This is six
times the performance of the standard 80C51 running at the same clock frequency. A
lower clock frequency for the same performance results in power savings and reduced
EMI.
Serial flash In-Circuit Programming (ICP) allows simple production coding with
commercial EPROM programmers. Flash security bits prevent reading of sensitive
application programs.
Serial flash In-System Programming (ISP) allows coding while the device is mounted
in the end application.
In-Application Programming (IAP) of the flash code memory. This allows changing the
code in a running application.
Watchdog timer with separate on-chip oscillator, requiring no external components.
The watchdog prescaler is selectable from eight values.
Low voltage reset (brownout detect) allows a graceful system shutdown when power
fails. May optionally be configured as an interrupt.
Idle and two different power-down reduced power modes. Improved wake-up from
Power-down mode (a LOW interrupt input starts execution). Typical power-down
current is 1 μA (total power-down with voltage comparators disabled).
Active-LOW reset. On-chip power-on reset allows operation without external reset
components. A reset counter and reset glitch suppression circuitry prevent spurious
and incomplete resets. A software reset function is also available.
Configurable on-chip oscillator with frequency range options selected by user
programmed flash configuration bits. Oscillator options support frequencies from
20 kHz to the maximum operating frequency of 18 MHz.
Oscillator fail detect. The watchdog timer has a separate fully on-chip oscillator
allowing it to perform an oscillator fail detect function.
Programmable port output configuration options: quasi-bidirectional, open drain,
push-pull, input-only.
Port ‘input pattern match’ detect. Port 0 may generate an interrupt when the value of
the pins match or do not match a programmable pattern.
LED drive capability (20 mA) on all port pins. A maximum limit is specified for the
entire chip.
Controlled slew rate port outputs to reduce EMI. Outputs have approximately 10 ns
minimum ramp times.
Only power and ground connections are required to operate the
P89LPC933/934/935/936 when internal reset option is selected.
Four interrupt priority levels.
Eight keypad interrupt inputs, plus two additional external interrupt inputs.
Schmitt trigger port inputs.
Second data pointer.
Emulation support.
P89LPC933_934_935_936
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2011. All rights reserved.
Product data sheet
Rev. 8 — 12 January 2011
2 of 77
P89LPC933/934/935/936
NXP Semiconductors
8-bit microcontroller with accelerated two-clock 80C51 core
3. Product comparison overview
Table 1 highlights the differences between the four devices. For a complete list of device
features please see Section 2 “Features and benefits”.
Table 1.
Product comparison overview
Flash memory Sector size ADC1
Device
ADC0
CCU
Data EEPROM
P89LPC933
P89LPC934
P89LPC935
P89LPC936
4 kB
8 kB
8 kB
16 kB
1 kB
1 kB
1 kB
2 kB
X
X
X
X
-
-
-
-
-
-
X
X
X
X
X
X
4. Ordering information
Table 2.
Ordering information
Type number
Package
Name
Description
Version
P89LPC935FA
PLCC28
plastic leaded chip carrier; 28 leads
SOT261-2
SOT361-1
P89LPC933HDH
P89LPC933FDH
P89LPC934FDH
P89LPC935FDH
P89LPC936FDH
P89LPC935FHN
TSSOP28 plastic thin shrink small outline
package; 28 leads; body width 4.4 mm
HVQFN28 plastic thermal enhanced very thin
quad flat package; no leads;
SOT788-1
28 terminals; body 6 × 6 × 0.85 mm
4.1 Ordering options
Table 3.
Ordering options
Type number
P89LPC933HDH
P89LPC933FDH
P89LPC935FA
P89LPC934FDH
P89LPC935FDH
P89LPC935FHN
P89LPC936FDH
Flash memory Temperature range
Frequency
4 kB
4 kB
8 kB
−40 °C to +125 °C
−40 °C to +85 °C
0 MHz to 18 MHz
16 kB
P89LPC933_934_935_936
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2011. All rights reserved.
Product data sheet
Rev. 8 — 12 January 2011
3 of 77
P89LPC933/934/935/936
NXP Semiconductors
8-bit microcontroller with accelerated two-clock 80C51 core
5. Block diagram
P89LPC933/934/935/936
ACCELERATED 2-CLOCK 80C51 CPU
TXD
RXD
4 kb/8 kB/16 kB
CODE FLASH
UART
internal bus
SCL
SDA
256-BYTE
DATA RAM
2
I C-BUS
SPI
SPICLK
MOSI
MISO
SS
512-BYTE
AUXILIARY RAM
512-BYTE
DATA EEPROM
(P89LPC935/936)
REAL-TIME CLOCK/
SYSTEM TIMER
T0
T1
TIMER 0
TIMER 1
PORT 3
CONFIGURABLE I/Os
P3[1:0]
P2[7:0]
P1[7:0]
P0[7:0]
CMP2
CIN2B
CIN2A
CMP1
CIN1A
CIN1B
PORT 2
CONFIGURABLE I/Os
ANALOG
COMPARATORS
PORT 1
CONFIGURABLE I/Os
OCA
OCB
OCC
OCD
ICA
CCU (CAPTURE/
COMPARE UNIT)
(P89LPC935/936)
PORT 0
CONFIGURABLE I/Os
ICB
AD10
AD11
AD12
AD13
DAC1
KEYPAD
INTERRUPT
ADC1/DAC1
WATCHDOG TIMER
AND OSCILLATOR
AD00
AD01
AD02
AD03
DAC1
ADC0/DAC0
(P89LPC935/936)
PROGRAMMABLE
OSCILLATOR DIVIDER
CPU
clock
POWER MONITOR
(POWER-ON RESET,
BROWNOUT RESET)
X1
CRYSTAL
ON-CHIP
RC
OSCILLATOR
CONFIGURABLE
OSCILLATOR
OR
RESONATOR
X2
002aab070
Fig 1. Block diagram
P89LPC933_934_935_936
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2011. All rights reserved.
Product data sheet
Rev. 8 — 12 January 2011
4 of 77
P89LPC933/934/935/936
NXP Semiconductors
8-bit microcontroller with accelerated two-clock 80C51 core
6. Pinning information
6.1 Pinning
1
2
28
27
26
25
24
23
22
21
20
19
18
17
16
15
P2.0/DAC0
P2.1
P2.7
P2.6
3
P0.0/CMP2/KBI0
P1.7
P0.1/CIN2B/KBI1/AD10
P0.2/CIN2A/KBI2/AD11
P0.3/CIN1B/KBI3/AD12
P0.4/CIN1A/KBI4/DAC1/AD13
P0.5/CMPREF/KBI5
4
5
P1.6
6
P1.5/RST
P89LPC933HDH
P89LPC933FDH
P89LPC934FDH
7
V
SS
8
P3.1/XTAL1
P3.0/XTAL2/CLKOUT
P1.4/INT1
V
DD
9
P0.6/CMP1/KBI6
P0.7/T1/KBI7
P1.0/TXD
10
11
12
13
14
P1.3/INT0/SDA
P1.2/T0/SCL
P1.1/RXD
P2.2/MOSI
P2.5/SPICLK
P2.4/SS
P2.3/MISO
002aab071
Fig 2. P89LPC933/934 TSSOP28 pin configuration
1
2
28
P2.7/ICA
P2.0/ICB/DAC0/AD03
P2.1/OCD/AD02
P0.0/CMP2/KBI0/AD01
P1.7/OCC/AD00
P1.6/OCB
27
26
25
24
23
22
21
20
19
18
17
16
15
P2.6/OCA
3
P0.1/CIN2B/KBI1/AD10
P0.2/CIN2A/KBI2/AD11
P0.3/CIN1B/KBI3/AD12
P0.4/CIN1A/KBI4/DAC1/AD13
P0.5/CMPREF/KBI5
4
5
6
P1.5/RST
7
V
SS
P89LPC935FDH
P89LPC936FDH
8
P3.1/XTAL1
P3.0/XTAL2/CLKOUT
P1.4/INT1
V
DD
9
P0.6/CMP1/KBI6
P0.7/T1/KBI7
P1.0/TXD
10
11
12
13
14
P1.3/INT0/SDA
P1.2/T0/SCL
P1.1/RXD
P2.2/MOSI
P2.5/SPICLK
P2.4/SS
P2.3/MISO
002aab072
Fig 3. P89LPC935/936 TSSOP28 pin configuration
P89LPC933_934_935_936
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2011. All rights reserved.
Product data sheet
Rev. 8 — 12 January 2011
5 of 77
P89LPC933/934/935/936
NXP Semiconductors
8-bit microcontroller with accelerated two-clock 80C51 core
5
6
25
P0.2/CIN2A/KBI2/AD11
P1.6/OCB
P1.5/RST
24 P0.3/CIN1B/KBI3/AD12
23 P0.4/CIN1A/KBI4/DAC1/AD13
22 P0.5/CMPREF/KBI5
7
V
SS
8
P3.1/XTAL1
P3.0/XTAL2/CLKOUT
P1.4/INT1
P89LPC935FA
9
21 V
DD
10
11
20 P0.6/CMP1/KBI6
19 P0.7/T1/KBI7
P1.3/INT0/SDA
002aab074
Fig 4. P89LPC935 PLCC28 pin configuration
terminal 1
index area
1
21
P0.2/CIN2A/KBI2/AD11
20 P0.3/CIN1B/KBI3/AD12
19 P0.4/CIN1A/KBI4/DAC1/AD13
18 P0.5/CMPREF/KBI5
P1.6/OCB
2
3
4
5
6
7
P1.5/RST
V
SS
P89LPC935FHN
P3.1/XTAL1
P3.0/XTAL2/CLKOUT
P1.4/INT1
17
16
15
V
DD
P0.6/CMP1/KBI6
P0.7/T1/KBI7
P1.3/INT0/SDA
002aab076
Transparent top view
Fig 5. P89LPC935 HVQFN28 pin configuration
P89LPC933_934_935_936
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2011. All rights reserved.
Product data sheet
Rev. 8 — 12 January 2011
6 of 77
P89LPC933/934/935/936
NXP Semiconductors
8-bit microcontroller with accelerated two-clock 80C51 core
6.2 Pin description
Table 4.
Symbol
Pin description
Pin
Type
Description
TSSOP28, HVQFN28
PLCC28
P0.0 to P0.7
I/O
Port 0: Port 0 is an 8-bit I/O port with a user-configurable output type.
During reset Port 0 latches are configured in the input only mode with the
internal pull-up disabled. The operation of Port 0 pins as inputs and
outputs depends upon the port configuration selected. Each port pin is
configured independently. Refer to Section 8.13.1 “Port configurations”
and Table 11 “Static characteristics” for details.
The Keypad Interrupt feature operates with Port 0 pins.
All pins have Schmitt trigger inputs.
Port 0 also provides various special functions as described below:
P0.0 — Port 0 bit 0.
P0.0/CMP2/
KBI0/AD01
3
27
22
21
20
19
I/O
O
CMP2 — Comparator 2 output.
KBI0 — Keyboard input 0.
I
I
AD01 — ADC0 channel 1 analog input. (P89LPC935/936)
P0.1 — Port 0 bit 1.
P0.1/CIN2B/ 26
KBI1/AD10
I/O
I
CIN2B — Comparator 2 positive input B.
KBI1 — Keyboard input 1.
I
I
AD10 — ADC1 channel 0 analog input.
P0.2 — Port 0 bit 2.
P0.2/CIN2A/ 25
KBI2/AD11
I/O
I
CIN2A — Comparator 2 positive input A.
KBI2 — Keyboard input 2.
I
I
AD11 — ADC1 channel 1 analog input.
P0.3 — Port 0 bit 3.
P0.3/CIN1B/ 24
KBI3/AD12
I/O
I
CIN1B — Comparator 1 positive input B.
KBI3 — Keyboard input 3.
I
I
AD12 — ADC1 channel 2 analog input.
P0.4 — Port 0 bit 4.
P0.4/CIN1A/ 23
KBI4/DAC1/
AD13
I/O
I
CIN1A — Comparator 1 positive input A.
KBI4 — Keyboard input 4.
I
O
I
DAC1 — Digital-to-analog converter output 1.
AD13 — ADC1 channel 3 analog input.
P0.5 — Port 0 bit 5.
P0.5/
CMPREF/
KBI5
22
18
16
15
I/O
I
CMPREF — Comparator reference (negative) input.
KBI5 — Keyboard input 5.
I
P0.6/CMP1/ 20
KBI6
I/O
O
I
P0.6 — Port 0 bit 6.
CMP1 — Comparator 1 output.
KBI6 — Keyboard input 6.
P0.7/T1/
KBI7
19
I/O
I/O
I
P0.7 — Port 0 bit 7.
T1 — Timer/counter 1 external count input or overflow output.
KBI7 — Keyboard input 7.
P89LPC933_934_935_936
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2011. All rights reserved.
Product data sheet
Rev. 8 — 12 January 2011
7 of 77
P89LPC933/934/935/936
NXP Semiconductors
8-bit microcontroller with accelerated two-clock 80C51 core
Table 4.
Symbol
Pin description …continued
Pin
Type
Description
TSSOP28, HVQFN28
PLCC28
P1.0 to P1.7
I/O, I [1] Port 1: Port 1 is an 8-bit I/O port with a user-configurable output type,
except for three pins as noted below. During reset Port 1 latches are
configured in the input only mode with the internal pull-up disabled. The
operation of the configurable Port 1 pins as inputs and outputs depends
upon the port configuration selected. Each of the configurable port pins
are programmed independently. Refer to Section 8.13.1 “Port
configurations” and Table 11 “Static characteristics” for details. P1.2 and
P1.3 are open drain when used as outputs. P1.5 is input only.
All pins have Schmitt trigger inputs.
Port 1 also provides various special functions as described below:
P1.0/TXD
P1.1/RXD
18
17
14
13
8
I/O
O
P1.0 — Port 1 bit 0.
TXD — Transmitter output for the serial port.
P1.1 — Port 1 bit 1.
I/O
I
RXD — Receiver input for the serial port.
P1.2 — Port 1 bit 2 (open-drain when used as output).
P1.2/T0/SCL 12
I/O
I/O
T0 — Timer/counter 0 external count input or overflow output (open-drain
when used as output).
I/O
SCL — I2C serial clock input/output.
P1.3 — Port 1 bit 3 (open-drain when used as output).
INT0 — External interrupt 0 input.
SDA — I2C serial data input/output.
P1.4 — Port 1 bit 4.
P1.3/INT0/
SDA
11
7
I/O
I
I/O
P1.4/INT1
P1.5/RST
10
6
6
2
I
I
I
I
INT1 — External interrupt 1 input.
P1.5 — Port 1 bit 5 (input only).
RST — External reset input during power-on or if selected via UCFG1.
When functioning as a reset input, a LOW on this pin resets the
microcontroller, causing I/O ports and peripherals to take on their default
states, and the processor begins execution at address 0. Also used during
a power-on sequence to force ISP mode. When using an oscillator
frequency above 12 MHz, the reset input function of P1.5 must be
enabled. An external circuit is required to hold the device in reset at
power-up until VDD has reached its specified level. When system
power is removed VDD will fall below the minimum specified
operating voltage. When using an oscillator frequency above
12 MHz, in some applications, an external brownout detect circuit
may be required to hold the device in reset when VDD falls below the
minimum specified operating voltage.
P1.6/OCB
5
4
1
I/O
O
P1.6 — Port 1 bit 6.
OCB — Output Compare B. (P89LPC935/936)
P1.7 — Port 1 bit 7.
P1.7/OCC/
AD00
28
I/O
O
OCC — Output Compare C. (P89LPC935/936)
AD00 — ADC0 channel 0 analog input. (P89LPC935/936)
I
P89LPC933_934_935_936
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2011. All rights reserved.
Product data sheet
Rev. 8 — 12 January 2011
8 of 77
P89LPC933/934/935/936
NXP Semiconductors
8-bit microcontroller with accelerated two-clock 80C51 core
Table 4.
Symbol
Pin description …continued
Pin
Type
Description
TSSOP28, HVQFN28
PLCC28
P2.0 to P2.7
I/O
Port 2: Port 2 is an 8-bit I/O port with a user-configurable output type.
During reset Port 2 latches are configured in the input only mode with the
internal pull-up disabled. The operation of Port 2 pins as inputs and
outputs depends upon the port configuration selected. Each port pin is
configured independently. Refer to Section 8.13.1 “Port configurations”
and Table 11 “Static characteristics” for details.
All pins have Schmitt trigger inputs.
Port 2 also provides various special functions as described below:
P2.0 — Port 2 bit 0.
P2.0/ICB/
DAC0/AD03
1
2
25
26
I/O
I
ICB — Input Capture B. (P89LPC935/936)
DAC0 — Digital-to-analog converter output.
AD03 — ADC0 channel 3 analog input. (P89LPC935/936)
P2.1 — Port 2 bit 1.
I
I
P2.1/OCD/
AD02
I/O
O
I
OCD — Output Compare D. (P89LPC935/936)
AD02 — ADC0 channel 2 analog input. (P89LPC935/936)
P2.2 — Port 2 bit 2.
P2.2/MOSI
P2.3/MISO
P2.4/SS
13
14
9
I/O
I/O
MOSI — SPI master out slave in. When configured as master, this pin is
output; when configured as slave, this pin is input.
10
I/O
I/O
P2.3 — Port 2 bit 3.
MISO — When configured as master, this pin is input, when configured as
slave, this pin is output.
15
16
11
12
I/O
I
P2.4 — Port 2 bit 4.
SS — SPI Slave select.
P2.5 — Port 2 bit 5.
P2.5/
SPICLK
I/O
I/O
SPICLK — SPI clock. When configured as master, this pin is output; when
configured as slave, this pin is input.
P2.6/OCA
P2.7/ICA
27
28
23
24
I/O
O
P2.6 — Port 2 bit 6.
OCA — Output Compare A. (P89LPC935/936)
P2.7 — Port 2 bit 7.
I/O
I
ICA — Input Capture A. (P89LPC935/936)
P89LPC933_934_935_936
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2011. All rights reserved.
Product data sheet
Rev. 8 — 12 January 2011
9 of 77
P89LPC933/934/935/936
NXP Semiconductors
8-bit microcontroller with accelerated two-clock 80C51 core
Table 4.
Symbol
Pin description …continued
Pin
Type
Description
TSSOP28, HVQFN28
PLCC28
P3.0 to P3.1
I/O
Port 3: Port 3 is a 2-bit I/O port with a user-configurable output type.
During reset Port 3 latches are configured in the input only mode with the
internal pull-up disabled. The operation of Port 3 pins as inputs and
outputs depends upon the port configuration selected. Each port pin is
configured independently. Refer to Section 8.13.1 “Port configurations”
and Table 11 “Static characteristics” for details.
All pins have Schmitt trigger inputs.
Port 3 also provides various special functions as described below:
P3.0 — Port 3 bit 0.
P3.0/XTAL2/
CLKOUT
9
8
5
4
I/O
O
XTAL2 — Output from the oscillator amplifier (when a crystal oscillator
option is selected via the flash configuration.
O
CLKOUT — CPU clock divided by 2 when enabled via SFR bit (ENCLK -
TRIM.6). It can be used if the CPU clock is the internal RC oscillator,
watchdog oscillator or external clock input, except when XTAL1/XTAL2
are used to generate clock source for the RTC/system timer.
P3.1/XTAL1
I/O
I
P3.1 — Port 3 bit 1.
XTAL1 — Input to the oscillator circuit and internal clock generator circuits
(when selected via the flash configuration). It can be a port pin if internal
RC oscillator or watchdog oscillator is used as the CPU clock source, and
if XTAL1/XTAL2 are not used to generate the clock for the RTC/system
timer.
VSS
VDD
7
3
I
I
Ground: 0 V reference.
21
17
Power supply: This is the power supply voltage for normal operation as
well as Idle and Power-down modes.
[1] Input/output for P1.0 to P1.4, P1.6, P1.7. Input for P1.5.
P89LPC933_934_935_936
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2011. All rights reserved.
Product data sheet
Rev. 8 — 12 January 2011
10 of 77
P89LPC933/934/935/936
NXP Semiconductors
8-bit microcontroller with accelerated two-clock 80C51 core
7. Logic symbols
V
DD
V
SS
TXD
RXD
T0
INT0
INT1
KBI0
KBI1
KBI2
KBI3
KBI4
KBI5
KBI6
KBI7
CMP2
CIN2B
CIN2A
CIN1B
CIN1A
CMPREF
CMP1
T1
AD10
AD11
AD12
SCL
SDA
PORT 0
PORT 3
PORT 1
DAC1
AD13
RST
P89LPC933
P89LPC934
CLKOUT
XTAL2
XTAL1
DAC0
MOSI
MISO
SS
PORT 2
SPICLK
002aab077
Fig 6.
P89LPC933/934 logic symbol
V
DD
V
SS
TXD
RXD
T0
INT0
INT1
RST
OCB
OCC
KBI0
KBI1
KBI2
KBI3
KBI4
KBI5
KBI6
KBI7
CMP2
CIN2B
CIN2A
CIN1B
CIN1A
CMPREF
CMP1
T1
AD01
AD10
AD11
AD12
AD13
SCL
SDA
PORT 0
PORT 1
DAC1
AD00
P89LPC935
P89LPC936
DAC0
ICB
AD03
AD02
CLKOUT
XTAL2
XTAL1
PORT 3
OCD
MOSI
MISO
SS
PORT 2
SPICLK
OCA
ICA
002aab078
Fig 7. P89LPC935/936 logic symbol
P89LPC933_934_935_936
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2011. All rights reserved.
Product data sheet
Rev. 8 — 12 January 2011
11 of 77
P89LPC933/934/935/936
NXP Semiconductors
8-bit microcontroller with accelerated two-clock 80C51 core
8. Functional description
Remark: Please refer to the P89LPC933/934/935/936 User manual for a more detailed
functional description.
8.1 Special function registers
Remark: SFR accesses are restricted in the following ways:
• User must not attempt to access any SFR locations not defined.
• Accesses to any defined SFR locations must be strictly for the functions for the SFRs.
• SFR bits labeled ‘-’, logic 0 or logic 1 can only be written and read as follows:
– ‘-’ Unless otherwise specified, must be written with logic 0, but can return any
value when read (even if it was written with logic 0). It is a reserved bit and may be
used in future derivatives.
– Logic 0 must be written with logic 0, and will return a logic 0 when read.
– Logic 1 must be written with logic 1, and will return a logic 1 when read.
P89LPC933_934_935_936
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2011. All rights reserved.
Product data sheet
Rev. 8 — 12 January 2011
12 of 77
xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxx x x x xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xx xx xxxxx
xxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxx x x
xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxx
xxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxx xxx
Table 5.
Special function registers - P89LPC933/934
* indicates SFRs that are bit addressable.
Name
Description
SFR Bit functions and addresses
Reset value
addr.
MSB
LSB
E0
Hex
Binary
Bit address
E0H
E7
E6
E5
E4
E3
E2
E1
ACC*
Accumulator
00
00
0000 0000
0000 0000
0000 0000
ADCON0 A/D control register 0
ADCON1 A/D control register 1
8EH
-
-
-
-
-
ENADC0
-
-
97H
ENBI1
ENADCI
1
TMM1
EDGE1
ADCI1 ENADC1 ADCS11 ADCS10 00
ADINS
A/D input select
A3H
C0H
A1H
F4H
ADI13
BNDI1
CLK2
ADI12
BURST1
CLK1
ADI11
SCC1
CLK0
ADI10
SCAN1
-
-
-
-
-
-
-
-
-
-
00
00
00
00
FF
00
00
00
00
00
00[1]
0000 0000
0000 0000
000x 0000
0000 0000
1111 1111
ADMODA A/D mode register A
ADMODB A/D mode register B
AD0DAT3 A/D_0 data register 3
ENDAC1 ENDAC0
BSA1
AD1BH
AD1BL
A/D_1 boundary high register C4H
A/D_1 boundary low register
BCH
D5H
0000 0000
0000 0000
0000 0000
0000 0000
0000 0000
0000 00x0
AD1DAT0 A/D_1 data register 0
AD1DAT1 A/D_1 data register 1
AD1DAT2 A/D_1 data register 2
AD1DAT3 A/D_1 data register 3
D6H
D7H
F5H
AUXR1
Auxiliary function register
A2H
CLKLP
EBRR
ENT1
ENT0
SRST
0
-
DPS
Bit address
F0H
F7
F6
F5
F4
F3
F2
F1
F0
B*
B register
00
00[2]
0000 0000
0000 0000
BRGR0
BRGR1
Baud rate generator rate low
Baud rate generator rate high BFH
BDH
BEH
00[1][2] 0000 0000
BRGCON Baud rate generator control
-
-
-
-
-
-
-
-
-
-
SBRGS BRGEN 00[2]
xxxx xx00
xx00 0000
xx00 0000
0000 0000
CMP1
CMP2
DIVM
Comparator 1 control register ACH
Comparator 2 control register ADH
CE1
CE2
CP1
CP2
CN1
CN2
OE1
OE2
CO1
CO2
CMF1 00[1]
CMF2 00[1]
00
CPU clock divide-by-M
control
95H
DPTR
DPH
DPL
Data pointer (2 bytes)
Data pointer high
Data pointer low
83H
82H
E7H
00
00
00
0000 0000
0000 0000
0000 0000
FMADRH Program flash address high
xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxx x x x xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xx xx xxxxx
xxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxx x x
xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxx
xxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxx xxx
Special function registers - P89LPC933/934 …continued
Table 5.
* indicates SFRs that are bit addressable.
Name Description
SFR Bit functions and addresses
Reset value
addr.
MSB
LSB
Hex
00
Binary
FMADRL Program flash address low
E6H
0000 0000
0111 0000
FMCON
Program flash control (Read) E4H
BUSY
-
-
-
HVA
HVE
SV
OI
70
Program flash control (Write)
E4H FMCMD. FMCMD. FMCMD. FMCMD. FMCMD. FMCMD. FMCMD. FMCMD.
7
6
5
4
3
2
1
0
FMDATA
I2ADR
Program flash data
I2C slave address register
E5H
DBH I2ADR.6 I2ADR.5 I2ADR.4 I2ADR.3 I2ADR.2 I2ADR.1 I2ADR.0
00
00
0000 0000
0000 0000
GC
Bit address
DF
DE
DD
DC
DB
DA
D9
D8
I2CON*
I2DAT
I2C control register
I2C data register
D8H
DAH
DDH
-
I2EN
STA
STO
SI
AA
-
CRSEL 00
x000 00x0
I2SCLH
Serial clock generator/SCL
duty cycle register high
00
00
0000 0000
0000 0000
I2SCLL
Serial clock generator/SCL
duty cycle register low
DCH
I2STAT
ICRAH
ICRAL
ICRBH
ICRBL
I2C status register
D9H
ABH
AAH
AFH
AEH
STA.4
STA.3
STA.2
STA.1
STA.0
0
0
0
F8
00
00
00
00
1111 1000
0000 0000
0000 0000
0000 0000
0000 0000
Input capture A register high
Input capture A register low
Input capture B register high
Input capture B register low
Bit address
A8H
AF
EA
EF
EAD
BF
-
AE
EWDRT
EE
AD
EBO
ED
AC
ES/ESR
EC
AB
ET1
EB
AA
EX1
EA
A9
ET0
E9
A8
EX0
E8
IEN0*
IEN1*
Interrupt enable 0
Interrupt enable 1
00
0000 0000
00x0 0000
Bit address
E8H
EST
-
-
ESPI
BB
EC
EKBI
B9
EI2C
B8
00[3]
00[3]
Bit address
B8H
BE
BD
BC
BA
IP0*
Interrupt priority 0
PWDRT
PBO
PBOH
PS/PSR
PT1
PT1H
PX1
PX1H
PT0
PT0H
PX0
PX0H 00[3]
x000 0000
x000 0000
IP0H
Interrupt priority 0 high
B7H
-
PWDRT
H
PSH/
PSRH
Bit address
F8H
FF
FE
FD
FC
FB
FA
PC
F9
F8
IP1*
Interrupt priority 1
PAD
PST
-
-
-
-
PSPI
PSPIH
PKBI
PKBIH
PI2C
PI2CH 00[3]
00[3]
00x0 0000
00x0 0000
IP1H
Interrupt priority 1 high
F7H
PADH
PSTH
PCH
xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxx x x x xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xx xx xxxxx
xxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxx x x
xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxx
xxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxx xxx
Special function registers - P89LPC933/934 …continued
Table 5.
* indicates SFRs that are bit addressable.
Name
Description
SFR Bit functions and addresses
Reset value
addr.
MSB
LSB
Hex
Binary
KBCON
Keypad control register
94H
86H
-
-
-
-
-
-
PATN
_SEL
KBIF
00[3]
xxxx xx00
0000 0000
1111 1111
[3]
KBMASK Keypad interrupt mask
register
00
FF
KBPATN
Keypad pattern register
93H
Bit address
80H
87
86
85
84
83
82
81
80
P0*
Port 0
T1/KB7
CMP1 CMPREF CIN1A
CIN1B
/KB3
CIN2A
/KB2
CIN2B
/KB1
CMP2
/KB0
/KB6
96
-
/KB5
/KB4
Bit address
97
95
94
93
92
91
90
[3]
P1*
P2*
Port 1
Port 2
90H
-
RST
INT1
INT0/
SDA
T0/SCL
RXD
TXD
Bit address
A0H
A7
-
A6
-
A5
SPICLK
B5
A4
SS
B4
-
A3
MISO
B3
A2
MOSI
B2
A1
-
A0
-
[3]
[3]
Bit address
B7
B6
B1
B0
P3*
Port 3
B0H
-
-
-
-
-
XTAL1
XTAL2
P0M1
P0M2
P1M1
P1M2
P2M1
P2M2
P3M1
P3M2
PCON
PCONA
Port 0 output mode 1
Port 0 output mode 2
Port 1 output mode 1
Port 1 output mode 2
Port 2 output mode 1
Port 2 output mode 2
Port 3 output mode 1
Port 3 output mode 2
Power control register
Power control register A
84H (P0M1.7) (P0M1.6) (P0M1.5) (P0M1.4) (P0M1.3) (P0M1.2) (P0M1.1) (P0M1.0) FF[3]
85H (P0M2.7) (P0M2.6) (P0M2.5) (P0M2.4) (P0M2.3) (P0M2.2) (P0M2.1) (P0M2.0) 00[3]
1111 1111
0000 0000
11x1 xx11
00x0 xx00
1111 1111
0000 0000
xxxx xx11
xxxx xx00
0000 0000
0000 0000
91H (P1M1.7) (P1M1.6)
-
(P1M1.4) (P1M1.3) (P1M1.2) (P1M1.1) (P1M1.0) D3[3]
(P1M2.4) (P1M2.3) (P1M2.2) (P1M2.1) (P1M2.0) 00[3]
92H (P1M2.7) (P1M2.6)
-
A4H (P2M1.7) (P2M1.6) (P2M1.5) (P2M1.4) (P2M1.3) (P2M1.2) (P2M1.1) (P2M1.0) FF[3]
A5H (P2M2.7) (P2M2.6) (P2M2.5) (P2M2.4) (P2M2.3) (P2M2.2) (P2M2.1) (P2M2.0) 00[3]
B1H
B2H
-
-
-
-
-
-
-
-
-
-
-
(P3M1.1) (P3M1.0) 03[3]
(P3M2.1) (P3M2.0) 00[3]
PMOD1 PMOD0 00
-
87H SMOD1 SMOD0
BOPD
VCPD
D5
BOI
ADPD
D4
GF1
I2PD
D3
GF0
SPPD
D2
B5H RTCPD
-
SPD
D1
-
D0
P
00[3]
Bit address
D7
D6
PSW*
Program status word
D0H
F6H
DFH
D1H
CY
AC
F0
RS1
RS0
OV
F1
00
00
0000 0000
PT0AD
Port 0 digital input disable
-
-
-
PT0AD.5 PT0AD.4 PT0AD.3 PT0AD.2 PT0AD.1
-
xx00 000x
[4]
RSTSRC Reset source register
RTCCON Real-time clock control
-
BOF
POF
-
R_BK
-
R_WD
-
R_SF
ERTC
R_EX
RTCF
RTCS1
RTCS0
RTCEN 60[3][5] 011x xx00
xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxx x x x xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xx xx xxxxx
xxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxx x x
xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxx
xxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxx xxx
Special function registers - P89LPC933/934 …continued
Table 5.
* indicates SFRs that are bit addressable.
Name
Description
SFR Bit functions and addresses
Reset value
addr.
MSB
LSB
Hex
00[5]
00[5]
00
Binary
RTCH
RTCL
Real-time clock register high
Real-time clock register low
Serial port address register
Serial port address enable
D2H
D3H
A9H
B9H
0000 0000
0000 0000
0000 0000
0000 0000
xxxx xxxx
SADDR
SADEN
SBUF
00
Serial Port data buffer register 99H
xx
Bit address
9F
9E
9D
9C
9B
TB8
FE
9A
RB8
BR
99
TI
98
SCON*
SSTAT
Serial port control
98H SM0/FE
BAH DBMOD
SM1
SM2
CIDIS
REN
RI
00
0000 0000
0000 0000
Serial port extended status
register
INTLO
DBISEL
OE
STINT 00
SP
Stack pointer
81H
07
0000 0111
0000 0100
00xx xxxx
0000 0000
xxx0 xxx0
SPCTL
SPSTAT
SPDAT
TAMOD
SPI control register
SPI status register
SPI data register
E2H
E1H
E3H
SSIG
SPIF
SPEN
DORD
-
MSTR
-
CPOL
-
CPHA
-
SPR1
-
SPR0
-
04
00
00
00
WCOL
Timer 0 and 1 auxiliary mode 8FH
-
-
-
T1M2
8C
-
-
-
T0M2
88
Bit address
8F
8E
8D
TF0
8B
IE1
8A
IT1
89
IE0
TCON*
TH0
Timer 0 and 1 control
Timer 0 high
88H
8CH
8DH
8AH
8BH
TF1
TR1
TR0
IT0
00
00
00
00
00
00
0000 0000
0000 0000
0000 0000
0000 0000
0000 0000
0000 0000
TH1
Timer 1 high
TL0
Timer 0 low
TL1
Timer 1 low
TMOD
TRIM
WDCON
Timer 0 and 1 mode
89H T1GATE
T1C/T
ENCLK
PRE1
T1M1
TRIM.5
PRE0
T1M0
TRIM.4
-
T0GATE
TRIM.3
-
T0C/T
T0M1
T0M0
[6] [5]
Internal oscillator trim register 96H
Watchdog control register A7H
RCCLK
PRE2
TRIM.2
TRIM.1
TRIM.0
[7] [5]
WDRUN WDTOF WDCLK
xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxx x x x xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xx xx xxxxx
xxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxx x x
xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxx
xxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxx xxx
Special function registers - P89LPC933/934 …continued
Table 5.
* indicates SFRs that are bit addressable.
Name
Description
SFR Bit functions and addresses
Reset value
addr.
MSB
LSB
Hex
Binary
1111 1111
WDL
Watchdog load
C1H
C2H
C3H
FF
WFEED1 Watchdog feed 1
WFEED2 Watchdog feed 2
[1] Unimplemented bits in SFRs (labeled ’-’) are X (unknown) at all times. Unless otherwise specified, ones should not be written to these bits since they may be used for other
purposes in future derivatives. The reset values shown for these bits are logic 0s although they are unknown when read.
[2] BRGR1 and BRGR0 must only be written if BRGEN in BRGCON SFR is logic 0. If any are written while BRGEN = 1, the result is unpredictable.
[3] All ports are in input only (high-impedance) state after power-up.
[4] The RSTSRC register reflects the cause of the P89LPC933/934/935/936 reset. Upon a power-up reset, all reset source flags are cleared except POF and BOF; the power-on reset
value is xx11 0000.
[5] The only reset source that affects these SFRs is power-on reset.
[6] On power-on reset, the TRIM SFR is initialized with a factory preprogrammed value. Other resets will not cause initialization of the TRIM register.
[7] After reset, the value is 1110 01x1, i.e., PRE2 to PRE0 are all logic 1, WDRUN = 1 and WDCLK = 1. WDTOF bit is logic 1 after watchdog reset and is logic 0 after power-on reset.
Other resets will not affect WDTOF.
xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxx x x x xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xx xx xxxxx
xxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxx x x
xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxx
xxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxx xxx
Table 6.
Special function registers - P89LPC935/936
* indicates SFRs that are bit addressable.
Name
Description
SFR Bit functions and addresses
Reset value
addr.
MSB
LSB
E0
Hex
Binary
Bit address
E0H
E7
E6
E5
E4
E3
E2
E1
ACC*
Accumulator
00
0000 0000
0000 0000
ADCON0 A/D control register 0
8EH
ENBI0
ENBI1
ENADCI
0
TMM0
TMM1
EDGE0
EDGE1
ADCI0 ENADC0 ADCS01 ADCS00 00
ADCON1 A/D control register 1
97H
ENADCI
1
ADCI1 ENADC1 ADCS11 ADCS10 00
0000 0000
ADINS
A/D input select
A3H
C0H
A1H
ADI13
BNDI1
CLK2
ADI12
BURST1
CLK1
ADI11
SCC1
CLK0
ADI10
SCAN1
-
ADI03
BNDI0
ADI02
ADI01
SCC0
BSA1
ADI00 00
SCAN0 00
0000 0000
0000 0000
000x 0000
1111 1111
ADMODA A/D mode register A
ADMODB A/D mode register B
BURST0
ENDAC1 ENDAC0
BSA0
00
FF
00
00
00
00
00
FF
00
00
00
00
00
00
AD0BH
AD0BL
A/D_0 boundary high register BBH
A/D_0 boundary low register
A6H
C5H
C6H
C7H
F4H
0000 0000
0000 0000
0000 0000
0000 0000
0000 0000
1111 1111
AD0DAT0 A/D_0 data register 0
AD0DAT1 A/D_0 data register 1
AD0DAT2 A/D_0 data register 2
AD0DAT3 A/D_0 data register 3
AD1BH
AD1BL
A/D_1 boundary high register C4H
A/D_1 boundary low register
BCH
D5H
0000 0000
0000 0000
0000 0000
0000 0000
0000 0000
0000 00x0
AD1DAT0 A/D_1 data register 0
AD1DAT1 A/D_1 data register 1
AD1DAT2 A/D_1 data register 2
AD1DAT3 A/D_1 data register 3
D6H
D7H
F5H
AUXR1
Auxiliary function register
A2H
CLKLP
EBRR
ENT1
ENT0
SRST
0
-
DPS
Bit address
F0H
F7
F6
F5
F4
F3
F2
F1
F0
B*
B register
00
00
00
0000 0000
0000 0000
0000 0000
xxxx xx00
0000 0000
BRGR0[2] Baud rate generator rate low
BRGR1[2] Baud rate generator rate high BFH
BRGCON Baud rate generator control BDH
BEH
-
-
-
-
-
-
SBRGS BRGEN 00[2]
CCCRA
Capture compare A control
register
EAH ICECA2 ICECA1 ICECA0
ICESA
ICNFA
FCOA
OCMA1 OCMA0 00
xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxx x x x xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xx xx xxxxx
xxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxx x x
xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxx
xxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxx xxx
Special function registers - P89LPC935/936 …continued
Table 6.
* indicates SFRs that are bit addressable.
Name
Description
SFR Bit functions and addresses
Reset value
Hex Binary
addr.
MSB
LSB
CCCRB
CCCRC
CCCRD
Capture compare B control
register
EBH ICECB2 ICECB1 ICECB0
ICESB
ICNFB
FCOB
FCOC
FCOD
OCMB1 OCMB0 00
OCMC1 OCMC0 00
OCMD1 OCMD0 00
0000 0000
xxxx x000
xxxx x000
Capture compare C control
register
ECH
EDH
-
-
-
-
-
-
-
-
-
-
Capture compare D control
register
CMP1
CMP2
Comparator 1 control register ACH
Comparator 2 control register ADH
-
-
-
CE1
CE2
CP1
CP2
CN1
CN2
-
OE1
OE2
-
CO1
CO2
-
CMF1 00[3]
CMF2 00[3]
EADR8 0E
xx00 0000
xx00 0000
0000 1110
-
DEECON Data EEPROM control
register
F1H
EEIF
HVERR
ECTL1
ECTL0
DEEDAT
Data EEPROM data register
F2H
F3H
00
00
0000 0000
0000 0000
DEEADR Data EEPROM address
register
DIVM
CPU clock divide-by-M
control
95H
00
0000 0000
DPTR
DPH
DPL
Data pointer (2 bytes)
Data pointer high
Data pointer low
83H
82H
E7H
E6H
00
00
00
00
0000 0000
0000 0000
0000 0000
0000 0000
0111 0000
FMADRH Program flash address high
FMADRL Program flash address low
FMCON
Program flash control (Read) E4H
BUSY
-
-
-
HVA
HVE
SV
OI
70
Program flash control (Write)
E4H FMCMD. FMCMD. FMCMD. FMCMD. FMCMD. FMCMD. FMCMD. FMCMD.
7
6
5
4
3
2
1
0
FMDATA
I2ADR
Program flash data
I2C slave address register
E5H
DBH I2ADR.6 I2ADR.5 I2ADR.4 I2ADR.3 I2ADR.2 I2ADR.1 I2ADR.0
00
00
0000 0000
0000 0000
GC
Bit address
DF
DE
DD
DC
DB
DA
D9
D8
I2CON*
I2DAT
I2C control register
I2C data register
D8H
DAH
DDH
-
I2EN
STA
STO
SI
AA
-
CRSEL 00
00
x000 00x0
0000 0000
I2SCLH
Serial clock generator/SCL
duty cycle register high
xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxx x x x xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xx xx xxxxx
xxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxx x x
xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxx
xxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxx xxx
Special function registers - P89LPC935/936 …continued
Table 6.
* indicates SFRs that are bit addressable.
Name
Description
SFR Bit functions and addresses
Reset value
addr.
MSB
LSB
Hex
Binary
I2SCLL
Serial clock generator/SCL
duty cycle register low
DCH
00
0000 0000
I2STAT
ICRAH
ICRAL
ICRBH
ICRBL
I2C status register
D9H
ABH
AAH
AFH
AEH
STA.4
STA.3
STA.2
STA.1
STA.0
0
0
0
F8
00
00
00
00
1111 1000
0000 0000
0000 0000
0000 0000
0000 0000
Input capture A register high
Input capture A register low
Input capture B register high
Input capture B register low
Bit address
A8H
AF
EA
EF
AE
EWDRT
EE
AD
EBO
ED
AC
ES/ESR
EC
AB
ET1
EB
AA
EX1
EA
A9
ET0
E9
A8
EX0
E8
IEN0*
IEN1*
Interrupt enable 0
Interrupt enable 1
00
0000 0000
00x0 0000
Bit address
E8H EADEE
EST
-
ECCU
BC
ESPI
BB
EC
EKBI
B9
EI2C
B8
00[3]
00[3]
Bit address
BF
BE
BD
BA
IP0*
Interrupt priority 0
B8H
B7H
-
-
PWDRT
PBO
PBOH
PS/PSR
PT1
PT1H
PX1
PX1H
PT0
PT0H
PX0
PX0H 00[3]
x000 0000
x000 0000
IP0H
Interrupt priority 0 high
PWDRT
H
PSH/
PSRH
Bit address
F8H
FF
PADEE
PAEEH
-
FE
PST
PSTH
-
FD
FC
PCCU
PCCUH
-
FB
PSPI
PSPIH
-
FA
PC
PCH
-
F9
F8
IP1*
Interrupt priority 1
-
-
-
PKBI
PKBIH
PI2C
PI2CH 00[3]
00[3]
00x0 0000
00x0 0000
xxxx xx00
IP1H
Interrupt priority 1 high
Keypad control register
F7H
KBCON
94H
PATN
_SEL
KBIF
00[3]
KBMASK Keypad interrupt mask
register
86H
00
0000 0000
KBPATN
OCRAH
Keypad pattern register
93H
FF
00
1111 1111
Output compare A register
high
EFH
EEH
FBH
FAH
0000 0000
OCRAL
OCRBH
OCRBL
Output compare A register
low
00
00
00
0000 0000
0000 0000
0000 0000
Output compare B register
high
Output compare B register
low
xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxx x x x xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xx xx xxxxx
xxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxx x x
xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxx
xxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxx xxx
Special function registers - P89LPC935/936 …continued
Table 6.
* indicates SFRs that are bit addressable.
Name
Description
SFR Bit functions and addresses
Reset value
addr.
MSB
LSB
Hex
Binary
OCRCH
OCRCL
OCRDH
OCRDL
Output compare C register
high
FDH
FCH
FFH
FEH
00
0000 0000
0000 0000
0000 0000
0000 0000
Output compare C register
low
00
00
00
Output compare D register
high
Output compare D register
low
Bit address
87
86
85
84
83
82
81
80
[3]
[3]
P0*
P1*
P2*
Port 0
Port 1
Port 2
80H
T1/KB7
CMP1 CMPREF CIN1A
CIN1B
/KB3
CIN2A
/KB2
CIN2B
/KB1
CMP2
/KB0
/KB6
96
/KB5
95
/KB4
94
Bit address
97
93
92
91
90
90H
OCC
OCB
RST
INT1
INT0/
SDA
T0/SCL
RXD
TXD
Bit address
A0H
A7
ICA
B7
-
A6
OCA
B6
-
A5
SPICLK
B5
A4
SS
B4
-
A3
MISO
B3
A2
MOSI
B2
A1
OCD
B1
A0
ICB
[3]
[3]
Bit address
B0
P3*
Port 3
B0H
-
-
-
XTAL1
XTAL2
P0M1
P0M2
P1M1
P1M2
P2M1
P2M2
P3M1
P3M2
PCON
PCONA
Port 0 output mode 1
Port 0 output mode 2
Port 1 output mode 1
Port 1 output mode 2
Port 2 output mode 1
Port 2 output mode 2
Port 3 output mode 1
Port 3 output mode 2
Power control register
Power control register A
84H (P0M1.7) (P0M1.6) (P0M1.5) (P0M1.4) (P0M1.3) (P0M1.2) (P0M1.1) (P0M1.0) FF[3]
85H (P0M2.7) (P0M2.6) (P0M2.5) (P0M2.4) (P0M2.3) (P0M2.2) (P0M2.1) (P0M2.0) 00[3]
1111 1111
0000 0000
11x1 xx11
00x0 xx00
1111 1111
0000 0000
xxxx xx11
xxxx xx00
0000 0000
0000 0000
91H (P1M1.7) (P1M1.6)
-
(P1M1.4) (P1M1.3) (P1M1.2) (P1M1.1) (P1M1.0) D3[3]
(P1M2.4) (P1M2.3) (P1M2.2) (P1M2.1) (P1M2.0) 00[3]
92H (P1M2.7) (P1M2.6)
-
A4H (P2M1.7) (P2M1.6) (P2M1.5) (P2M1.4) (P2M1.3) (P2M1.2) (P2M1.1) (P2M1.0) FF[3]
A5H (P2M2.7) (P2M2.6) (P2M2.5) (P2M2.4) (P2M2.3) (P2M2.2) (P2M2.1) (P2M2.0) 00[3]
B1H
B2H
-
-
-
-
-
-
-
-
-
-
-
(P3M1.1) (P3M1.0) 03[3]
(P3M2.1) (P3M2.0) 00[3]
PMOD1 PMOD0 00
-
87H SMOD1 SMOD0
BOPD
VCPD
D5
BOI
ADPD
D4
GF1
I2PD
D3
GF0
SPPD
D2
B5H RTCPD
DEEPD
SPD
D1
CCUPD 00[3]
Bit address
D7
CY
-
D6
AC
-
D0
PSW*
Program status word
D0H
F6H
F0
RS1
RS0
OV
F1
P
-
00
00
0000 0000
xx00 000x
PT0AD
Port 0 digital input disable
PT0AD.5 PT0AD.4 PT0AD.3 PT0AD.2 PT0AD.1
xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxx x x x xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xx xx xxxxx
xxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxx x x
xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxx
xxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxx xxx
Special function registers - P89LPC935/936 …continued
Table 6.
* indicates SFRs that are bit addressable.
Name Description
SFR Bit functions and addresses
Reset value
Hex Binary
addr.
MSB
LSB
[4]
RSTSRC Reset source register
RTCCON Real-time clock control
DFH
D1H
D2H
D3H
A9H
B9H
-
-
BOF
POF
-
R_BK
-
R_WD
-
R_SF
ERTC
R_EX
RTCF
RTCS1
RTCS0
RTCEN 60[3][5] 011x xx00
RTCH
RTCL
Real-time clock register high
Real-time clock register low
Serial port address register
Serial port address enable
00[5]
00[5]
00
0000 0000
0000 0000
0000 0000
0000 0000
xxxx xxxx
SADDR
SADEN
SBUF
00
Serial Port data buffer register 99H
xx
Bit address
9F
9E
9D
9C
9B
TB8
FE
9A
RB8
BR
99
TI
98
SCON*
SSTAT
Serial port control
98H SM0/FE
BAH DBMOD
SM1
SM2
CIDIS
REN
RI
00
0000 0000
0000 0000
Serial port extended status
register
INTLO
DBISEL
OE
STINT 00
SP
Stack pointer
81H
07
0000 0111
0000 0100
00xx xxxx
0000 0000
xxx0 xxx0
SPCTL
SPSTAT
SPDAT
TAMOD
SPI control register
SPI status register
SPI data register
E2H
E1H
E3H
SSIG
SPIF
SPEN
DORD
-
MSTR
-
CPOL
-
CPHA
-
SPR1
-
SPR0
-
04
00
00
00
WCOL
Timer 0 and 1 auxiliary mode 8FH
-
-
8E
-
8D
T1M2
8C
-
-
-
T0M2
88
Bit address
8F
8B
8A
IT1
89
IE0
TCON*
TCR20*
TCR21
TH0
Timer 0 and 1 control
CCU control register 0
CCU control register 1
Timer 0 high
88H
TF1
TR1
HLTRN
-
TF0
HLTEN
-
TR0
ALTCD
-
IE1
IT0
00
0000 0000
0000 0000
0xxx 0000
0000 0000
0000 0000
0000 0000
0000 0x00
C8H PLEEN
F9H TCOU2
8CH
ALTAB
TDIR2 TMOD21 TMOD20 00
PLLDV.3 PLLDV.2 PLLDV.1 PLLDV.0 00
00
00
00
TH1
Timer 1 high
8DH
TH2
CCU timer high
CDH
TICR2
CCU interrupt control register C9H
TOIE2
TOCIE2 TOCIE2 TOCIE2B TOCIE2A
-
-
TICIE2B TICIE2A 00
D
C
TIFR2
TISE2
CCU interrupt flag register
E9H
DEH
TOIF2
-
TOCF2D TOCF2C TOCF2B TOCF2A
TICF2B TICF2A 00
0000 0x00
xxxx x000
CCU interrupt status encode
register
-
-
-
-
ENCINT. ENCINT. ENCINT. 00
2
1
0
TL0
TL1
Timer 0 low
Timer 1 low
8AH
8BH
00
00
0000 0000
0000 0000
xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxx x x x xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xx xx xxxxx
xxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxx x x
xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxx
xxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxx xxx
Special function registers - P89LPC935/936 …continued
Table 6.
* indicates SFRs that are bit addressable.
Name
Description
SFR Bit functions and addresses
Reset value
addr.
MSB
LSB
Hex
00
Binary
TL2
CCU timer low
CCH
0000 0000
0000 0000
0000 0000
0000 0000
xxxx xx00
TMOD
TOR2H
TOR2L
TPCR2H
Timer 0 and 1 mode
CCU reload register high
CCU reload register low
89H T1GATE
CFH
T1C/T
-
T1M1
-
T1M0
-
T0GATE
-
T0C/T
-
T0M1
T0M0
00
00
CEH
00
Prescaler control register high CBH
-
TPCR2H. TPCR2H. 00
1
0
TPCR2L
Prescaler control register low CAH TPCR2L. TPCR2L. TPCR2L. TPCR2L. TPCR2L. TPCR2L. TPCR2L. TPCR2L. 00
0000 0000
7
6
5
4
3
2
1
0
[6] [5]
[7] [5]
TRIM
Internal oscillator trim register 96H
RCCLK
PRE2
ENCLK
PRE1
TRIM.5
PRE0
TRIM.4
-
TRIM.3
-
TRIM.2
TRIM.1
TRIM.0
WDCON
WDL
Watchdog control register
Watchdog load
A7H
C1H
C2H
C3H
WDRUN WDTOF WDCLK
FF
1111 1111
WFEED1 Watchdog feed 1
WFEED2 Watchdog feed 2
[1] Unimplemented bits in SFRs (labeled ’-’) are X (unknown) at all times. Unless otherwise specified, ones should not be written to these bits since they may be used for other
purposes in future derivatives. The reset values shown for these bits are logic 0s although they are unknown when read.
[2] All ports are in input only (high-impedance) state after power-up.
[3] BRGR1 and BRGR0 must only be written if BRGEN in BRGCON SFR is logic 0. If any are written while BRGEN = 1, the result is unpredictable.
[4] The RSTSRC register reflects the cause of the P89LPC933/934/935/936 reset. Upon a power-up reset, all reset source flags are cleared except POF and BOF; the power-on reset
value is xx11 0000.
[5] After reset, the value is 1110 01x1, i.e., PRE2 to PRE0 are all logic 1, WDRUN = 1 and WDCLK = 1. WDTOF bit is logic 1 after watchdog reset and is logic 0 after power-on reset.
Other resets will not affect WDTOF.
[6] On power-on reset, the TRIM SFR is initialized with a factory preprogrammed value. Other resets will not cause initialization of the TRIM register.
[7] The only reset source that affects these SFRs is power-on reset.
P89LPC933/934/935/936
NXP Semiconductors
8-bit microcontroller with accelerated two-clock 80C51 core
8.2 Enhanced CPU
The P89LPC933/934/935/936 uses an enhanced 80C51 CPU which runs at six times the
speed of standard 80C51 devices. A machine cycle consists of two CPU clock cycles, and
most instructions execute in one or two machine cycles.
8.3 Clocks
8.3.1 Clock definitions
The P89LPC933/934/935/936 device has several internal clocks as defined below:
OSCCLK — Input to the DIVM clock divider. OSCCLK is selected from one of four clock
sources (see Figure 8) and can also be optionally divided to a slower frequency (see
Section 8.8 “CCLK modification: DIVM register”).
Remark: fosc is defined as the OSCCLK frequency.
CCLK — CPU clock; output of the clock divider. There are two CCLK cycles per machine
cycle, and most instructions are executed in one to two machine cycles (two or four CCLK
cycles).
RCCLK — The internal 7.373 MHz RC oscillator output.
PCLK — Clock for the various peripheral devices and is CCLK⁄2.
8.3.2 CPU clock (OSCCLK)
The P89LPC933/934/935/936 provides several user-selectable oscillator options in
generating the CPU clock. This allows optimization for a range of needs from high
precision to lowest possible cost. These options are configured when the flash is
programmed and include an on-chip watchdog oscillator, an on-chip RC oscillator, an
oscillator using an external crystal, or an external clock source. The crystal oscillator can
be optimized for low, medium, or high frequency crystals covering a range from 20 kHz to
18 MHz.
8.3.3 Low speed oscillator option
This option supports an external crystal in the range of 20 kHz to 100 kHz. Ceramic
resonators are also supported in this configuration.
8.3.4 Medium speed oscillator option
This option supports an external crystal in the range of 100 kHz to 4 MHz. Ceramic
resonators are also supported in this configuration.
8.3.5 High speed oscillator option
This option supports an external crystal in the range of 4 MHz to 18 MHz. Ceramic
resonators are also supported in this configuration.
8.3.6 Clock output
The P89LPC933/934/935/936 supports a user-selectable clock output function on the
XTAL2/CLKOUT pin when crystal oscillator is not being used. This condition occurs if
another clock source has been selected (on-chip RC oscillator, watchdog oscillator,
P89LPC933_934_935_936
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2011. All rights reserved.
Product data sheet
Rev. 8 — 12 January 2011
24 of 77
P89LPC933/934/935/936
NXP Semiconductors
8-bit microcontroller with accelerated two-clock 80C51 core
external clock input on X1) and if the RTC is not using the crystal oscillator as its clock
source. This allows external devices to synchronize to the P89LPC933/934/935/936. This
output is enabled by the ENCLK bit in the TRIM register.
The frequency of this clock output is 1⁄2 that of the CCLK. If the clock output is not needed
in Idle mode, it may be turned off prior to entering Idle, saving additional power.
8.4 On-chip RC oscillator option
The P89LPC933/934/935/936 has a 6-bit TRIM register that can be used to tune the
frequency of the RC oscillator. During reset, the TRIM value is initialized to a factory
preprogrammed value to adjust the oscillator frequency to 7.373 MHz ± 1 % at room
temperature. End-user applications can write to the TRIM register to adjust the on-chip
RC oscillator to other frequencies.
8.5 Watchdog oscillator option
The watchdog has a separate oscillator which has a frequency of 400 kHz. This oscillator
can be used to save power when a high clock frequency is not needed.
8.6 External clock input option
In this configuration, the processor clock is derived from an external source driving the
P3.1/XTAL1 pin. The rate may be from 0 Hz up to 18 MHz. The P3.0/XTAL2 pin may be
used as a standard port pin or a clock output. When using an oscillator frequency
above 12 MHz, the reset input function of P1.5 must be enabled. An external circuit
is required to hold the device in reset at power-up until VDD has reached its
specified level. When system power is removed VDD will fall below the minimum
specified operating voltage. When using an oscillator frequency above 12 MHz, in
some applications, an external brownout detect circuit may be required to hold the
device in reset when VDD falls below the minimum specified operating voltage.
P89LPC933_934_935_936
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2011. All rights reserved.
Product data sheet
Rev. 8 — 12 January 2011
25 of 77
P89LPC933/934/935/936
NXP Semiconductors
8-bit microcontroller with accelerated two-clock 80C51 core
HIGH FREQUENCY
MEDIUM FREQUENCY
LOW FREQUENCY
XTAL1
XTAL2
RTC
ADC1
ADC0
(P89LPC935/936)
OSCCLK
CCLK
DIVM
CPU
RCCLK
RC
OSCILLATOR
÷2
PCLK
(7.3728 MHz 1 %)
WDT
WATCHDOG
OSCILLATOR
PCLK
(400 kHz +30 % −20 %)
32 × PLL
CCU
(P89LPC935/936)
TIMER 0 AND
TIMER 1
2
I C-BUS
SPI
UART
002aab079
Fig 8. Block diagram of oscillator control
P89LPC933_934_935_936
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2011. All rights reserved.
Product data sheet
Rev. 8 — 12 January 2011
26 of 77
P89LPC933/934/935/936
NXP Semiconductors
8-bit microcontroller with accelerated two-clock 80C51 core
8.7 CCLK wake-up delay
The P89LPC933/934/935/936 has an internal wake-up timer that delays the clock until it
stabilizes depending on the clock source used. If the clock source is any of the three
crystal selections (low, medium and high frequencies) the delay is 992 OSCCLK cycles
plus 60 μs to 100 μs. If the clock source is either the internal RC oscillator, watchdog
oscillator, or external clock, the delay is 224 OSCCLK cycles plus 60 μs to 100 μs.
8.8 CCLK modification: DIVM register
The OSCCLK frequency can be divided down up to 510 times by configuring a dividing
register, DIVM, to generate CCLK. This feature makes it possible to temporarily run the
CPU at a lower rate, reducing power consumption. By dividing the clock, the CPU can
retain the ability to respond to events that would not exit Idle mode by executing its normal
program at a lower rate. This can also allow bypassing the oscillator start-up time in cases
where Power-down mode would otherwise be used. The value of DIVM may be changed
by the program at any time without interrupting code execution.
8.9 Low power select
The P89LPC933/934/935/936 is designed to run at 18 MHz (CCLK) maximum. However,
if CCLK is 8 MHz or slower, the CLKLP SFR bit (AUXR1.7) can be set to logic 1 to lower
the power consumption further. On any reset, CLKLP is logic 0 allowing highest
performance access. This bit can then be set in software if CCLK is running at 8 MHz or
slower.
8.10 Memory organization
The various P89LPC933/934/935/936 memory spaces are as follows:
• DATA
128 bytes of internal data memory space (00H:7FH) accessed via direct or indirect
addressing, using instructions other than MOVX and MOVC. All or part of the Stack
may be in this area.
• IDATA
Indirect Data. 256 bytes of internal data memory space (00H:FFH) accessed via
indirect addressing using instructions other than MOVX and MOVC. All or part of the
Stack may be in this area. This area includes the DATA area and the 128 bytes
immediately above it.
• SFR
Selected CPU registers and peripheral control and status registers, accessible only
via direct addressing.
• XDATA (P89LPC935/936)
‘External’ Data or Auxiliary RAM. Duplicates the classic 80C51 64 kB memory space
addressed via the MOVX instruction using the SPTR, R0, or R1. All or part of this
space could be implemented on-chip. The P89LPC935/936 has 512 bytes of on-chip
XDATA memory.
P89LPC933_934_935_936
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2011. All rights reserved.
Product data sheet
Rev. 8 — 12 January 2011
27 of 77
P89LPC933/934/935/936
NXP Semiconductors
8-bit microcontroller with accelerated two-clock 80C51 core
• CODE
64 kB of code memory space, accessed as part of program execution and via the
MOVC instruction. The P89LPC933/934/935/936 have 4 KB/8 kB/16 kB of on-chip
Code memory.
The P89LPC935/936 also has 512 bytes of on-chip data EEPROM that is accessed via
SFRs (see Section 8.27 “Data EEPROM (P89LPC935/936)”).
8.11 Data RAM arrangement
The 768 bytes of on-chip RAM are organized as shown in Table 7.
Table 7.
Type
On-chip data memory usages
Data RAM
Size (bytes)
128
DATA
Memory that can be addressed directly and indirectly
Memory that can be addressed indirectly
IDATA
XDATA
256
Auxiliary (‘External Data’) on-chip memory that is accessed
using the MOVX instructions (P89LPC935/936)
512
8.12 Interrupts
The P89LPC933/934/935/936 uses a four priority level interrupt structure. This allows
great flexibility in controlling the handling of the many interrupt sources. The
P89LPC933/934/935/936 supports 15 interrupt sources: external interrupts 0 and 1,
timers 0 and 1, serial port Tx, serial port Rx, combined serial port Rx/Tx, brownout detect,
watchdog/Real-Time clock, I2C-bus, keyboard, comparators 1 and 2, SPI, CCU, data
EEPROM write/ADC completion.
Each interrupt source can be individually enabled or disabled by setting or clearing a bit in
the interrupt enable registers IEN0 or IEN1. The IEN0 register also contains a global
disable bit, EA, which disables all interrupts.
Each interrupt source can be individually programmed to one of four priority levels by
setting or clearing bits in the interrupt priority registers IP0, IP0H, IP1, and IP1H. An
interrupt service routine in progress can be interrupted by a higher priority interrupt, but
not by another interrupt of the same or lower priority. The highest priority interrupt service
cannot be interrupted by any other interrupt source. If two requests of different priority
levels are pending at the start of an instruction, the request of higher priority level is
serviced.
If requests of the same priority level are pending at the start of an instruction, an internal
polling sequence determines which request is serviced. This is called the arbitration
ranking.
Remark: The arbitration ranking is only used to resolve pending requests of the same
priority level.
8.12.1 External interrupt inputs
The P89LPC933/934/935/936 has two external interrupt inputs as well as the Keypad
Interrupt function. The two interrupt inputs are identical to those present on the standard
80C51 microcontrollers.
P89LPC933_934_935_936
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2011. All rights reserved.
Product data sheet
Rev. 8 — 12 January 2011
28 of 77
P89LPC933/934/935/936
NXP Semiconductors
8-bit microcontroller with accelerated two-clock 80C51 core
These external interrupts can be programmed to be level-triggered or edge-triggered by
setting or clearing bit IT1 or IT0 in register TCON.
In edge-triggered mode, if successive samples of the INTn pin show a HIGH in one cycle
and a LOW in the next cycle, the interrupt request flag IEn in TCON is set, causing an
interrupt request.
If an external interrupt is enabled when the P89LPC933/934/935/936 is put into
Power-down or Idle mode, the interrupt will cause the processor to wake-up and resume
operation. Refer to Section 8.15 “Power reduction modes” for details.
IE0
EX0
IE1
EX1
BOF
EBO
wake-up
(if in power-down)
RTCF
KBIF
EKBI
ERTC
(RTCCON.1)
WDOVF
EWDRT
CMF2
CMF1
EC
EA (IE0.7)
TF0
ET0
TF1
ET1
TI & RI/RI
ES/ESR
TI
EST
interrupt
to CPU
SI
EI2C
SPIF
ESPI
(1)
any CCU interrupt
ECCU
(2)
EEIF
(2)
(2)
ENADCI0
ADCI0
ENADCI1
ADCI1
(2)
ENBI0
(2)
BNDI0
ENBI1
BNDI1
EADEE (P89LPC935)
EAD (P89LPC933/934)
002aab081
(1) See Section 8.19 “CCU (P89LPC935/936)”
(2) P89LPC935/936
Fig 9. Interrupt sources, interrupt enables, and power-down wake-up sources
P89LPC933_934_935_936
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2011. All rights reserved.
Product data sheet
Rev. 8 — 12 January 2011
29 of 77
P89LPC933/934/935/936
NXP Semiconductors
8-bit microcontroller with accelerated two-clock 80C51 core
8.13 I/O ports
The P89LPC933/934/935/936 has four I/O ports: Port 0, Port 1, Port 2, and Port 3.
Ports 0, 1 and 2 are 8-bit ports, and Port 3 is a 2-bit port. The exact number of I/O pins
available depends upon the clock and reset options chosen, as shown in Table 8.
Table 8.
Number of I/O pins available
Clock source
Reset option
Number of I/O pins
(28-pin package)
On-chip oscillator or watchdog
oscillator
No external reset (except during
power-up)
26
External RST pin supported
25
25
External clock input
No external reset (except during
power-up)
External RST pin supported[1]
24
24
Low/medium/high speed oscillator
(external crystal or resonator)
No external reset (except during
power-up)
External RST pin supported[1]
23
[1] Required for operation above 12 MHz.
8.13.1 Port configurations
All but three I/O port pins on the P89LPC933/934/935/936 may be configured by software
to one of four types on a bit-by-bit basis. These are: quasi-bidirectional (standard 80C51
port outputs), push-pull, open drain, and input-only. Two configuration registers for each
port select the output type for each port pin.
1. P1.5 (RST) can only be an input and cannot be configured.
2. P1.2 (SCL/T0) and P1.3 (SDA/INT0) may only be configured to be either input-only or
open-drain.
8.13.1.1 Quasi-bidirectional output configuration
Quasi-bidirectional output type can be used as both an input and output without the need
to reconfigure the port. This is possible because when the port outputs a logic HIGH, it is
weakly driven, allowing an external device to pull the pin LOW. When the pin is driven
LOW, it is driven strongly and able to sink a fairly large current. These features are
somewhat similar to an open-drain output except that there are three pull-up transistors in
the quasi-bidirectional output that serve different purposes.
The P89LPC933/934/935/936 is a 3 V device, but the pins are 5 V-tolerant. In
quasi-bidirectional mode, if a user applies 5 V on the pin, there will be a current flowing
from the pin to VDD, causing extra power consumption. Therefore, applying 5 V in
quasi-bidirectional mode is discouraged.
A quasi-bidirectional port pin has a Schmitt trigger input that also has a glitch suppression
circuit.
8.13.1.2 Open-drain output configuration
The open-drain output configuration turns off all pull-ups and only drives the pull-down
transistor of the port driver when the port latch contains a logic 0. To be used as a logic
output, a port configured in this manner must have an external pull-up, typically a resistor
tied to VDD
.
P89LPC933_934_935_936
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2011. All rights reserved.
Product data sheet
Rev. 8 — 12 January 2011
30 of 77
P89LPC933/934/935/936
NXP Semiconductors
8-bit microcontroller with accelerated two-clock 80C51 core
An open-drain port pin has a Schmitt trigger input that also has a glitch suppression
circuit.
8.13.1.3 Input-only configuration
The input-only port configuration has no output drivers. It is a Schmitt trigger input that
also has a glitch suppression circuit.
8.13.1.4 Push-pull output configuration
The push-pull output configuration has the same pull-down structure as both the
open-drain and the quasi-bidirectional output modes, but provides a continuous strong
pull-up when the port latch contains a logic 1. The push-pull mode may be used when
more source current is needed from a port output. A push-pull port pin has a Schmitt
trigger input that also has a glitch suppression circuit.
8.13.2 Port 0 analog functions
The P89LPC933/934/935/936 incorporates two Analog Comparators. In order to give the
best analog function performance and to minimize power consumption, pins that are being
used for analog functions must have the digital outputs and digital inputs disabled.
Digital outputs are disabled by putting the port output into the Input-Only
(high-impedance) mode.
Digital inputs on Port 0 may be disabled through the use of the PT0AD register, bits 1:5.
On any reset, PT0AD[1:5] defaults to logic 0s to enable digital functions.
8.13.3 Additional port features
After power-up, all pins are in Input-Only mode.
Remark: Please note that this is different from the LPC76x series of devices.
• After power-up, all I/O pins except P1.5, may be configured by software.
• Pin P1.5 is input only. Pins P1.2 and P1.3 and are configurable for either input-only or
open-drain.
Every output on the P89LPC933/934/935/936 has been designed to sink typical LED
drive current. However, there is a maximum total output current for all ports which must
not be exceeded. Please refer to Table 11 “Static characteristics” for detailed
specifications.
All ports pins that can function as an output have slew rate controlled outputs to limit noise
generated by quickly switching output signals. The slew rate is factory-set to
approximately 10 ns rise and fall times.
8.14 Power monitoring functions
The P89LPC933/934/935/936 incorporates power monitoring functions designed to
prevent incorrect operation during initial power-up and power loss or reduction during
operation. This is accomplished with two hardware functions: Power-on detect and
brownout detect.
P89LPC933_934_935_936
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2011. All rights reserved.
Product data sheet
Rev. 8 — 12 January 2011
31 of 77
P89LPC933/934/935/936
NXP Semiconductors
8-bit microcontroller with accelerated two-clock 80C51 core
8.14.1 Brownout detection
The brownout detect function determines if the power supply voltage drops below a
certain level. The default operation is for a brownout detection to cause a processor reset,
however it may alternatively be configured to generate an interrupt.
Brownout detection may be enabled or disabled in software.
If brownout detection is enabled the brownout condition occurs when VDD falls below the
brownout trip voltage, Vbo (see Table 11 “Static characteristics”), and is negated when VDD
rises above Vbo. If the P89LPC933/934/935/936 device is to operate with a power supply
that can be below 2.7 V, BOE should be left in the unprogrammed state so that the device
can operate at 2.4 V, otherwise continuous brownout reset may prevent the device from
operating.
For correct activation of brownout detect, the VDD rise and fall times must be observed.
Please see Table 11 “Static characteristics” for specifications.
8.14.2 Power-on detection
The power-on detect has a function similar to the brownout detect, but is designed to work
as power comes up initially, before the power supply voltage reaches a level where
brownout detect can work. The POF flag in the RSTSRC register is set to indicate an
initial power-up condition. The POF flag will remain set until cleared by software.
8.15 Power reduction modes
The P89LPC933/934/935/936 supports three different power reduction modes. These
modes are Idle mode, Power-down mode, and total Power-down mode.
8.15.1 Idle mode
Idle mode leaves peripherals running in order to allow them to activate the processor
when an interrupt is generated. Any enabled interrupt source or reset may terminate Idle
mode.
8.15.2 Power-down mode
The Power-down mode stops the oscillator in order to minimize power consumption. The
P89LPC933/934/935/936 exits Power-down mode via any reset, or certain interrupts. In
Power-down mode, the power supply voltage may be reduced to the RAM keep-alive
voltage VRAM. This retains the RAM contents at the point where Power-down mode was
entered. SFR contents are not guaranteed after VDD has been lowered to VDDR, therefore
it is highly recommended to wake-up the processor via reset in this case. VDD must be
raised to within the operating range before the Power-down mode is exited.
Some chip functions continue to operate and draw power during Power-down mode,
increasing the total power used during power-down. These include: brownout detect,
watchdog timer, Comparators (note that Comparators can be powered-down separately),
and RTC/system timer. The internal RC oscillator is disabled unless both the RC oscillator
has been selected as the system clock and the RTC is enabled.
P89LPC933_934_935_936
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2011. All rights reserved.
Product data sheet
Rev. 8 — 12 January 2011
32 of 77
P89LPC933/934/935/936
NXP Semiconductors
8-bit microcontroller with accelerated two-clock 80C51 core
8.15.3 Total Power-down mode
This is the same as Power-down mode except that the brownout detection circuitry and
the voltage comparators are also disabled to conserve additional power. The internal RC
oscillator is disabled unless both the RC oscillator has been selected as the system clock
and the RTC is enabled. If the internal RC oscillator is used to clock the RTC during
power-down, there will be high power consumption. Please use an external low frequency
clock to achieve low power with the RTC running during power-down.
8.16 Reset
The P1.5/RST pin can function as either a LOW-active reset input or as a digital input,
P1.5. The Reset Pin Enable (RPE) bit in UCFG1, when set to logic 1, enables the external
reset input function on P1.5. When cleared, P1.5 may be used as an input pin.
Remark: During a power-up sequence, the RPE selection is overridden and this pin will
always functions as a reset input. An external circuit connected to this pin should not
hold this pin LOW during a power-on sequence as this will keep the device in reset.
After power-up this input will function either as an external reset input or as a digital input
as defined by the RPE bit. Only a power-up reset will temporarily override the selection
defined by RPE bit. Other sources of reset will not override the RPE bit. When this pin
functions as a reset input, an internal pull-up resistance is connected (see Table 11 “Static
characteristics”).
Reset can be triggered from the following sources:
• External reset pin (during power-up or if user configured via UCFG1).
• Power-on detect.
• Brownout detect.
• Watchdog timer.
• Software reset.
• UART break character detect reset.
For every reset source, there is a flag in the reset register, RSTSRC. The user can read
this register to determine the most recent reset source. These flag bits can be cleared in
software by writing a logic 0 to the corresponding bit. More than one flag bit may be set:
• During a power-on reset, both POF and BOF are set but the other flag bits are
cleared.
• For any other reset, previously set flag bits that have not been cleared will remain set.
8.16.1 Reset vector
Following reset, the P89LPC933/934/935/936 will fetch instructions from either address
0000H or the boot address. The boot address is formed by using the boot vector as the
high byte of the address and the low byte of the address = 00H.
The boot address will be used if a UART break reset occurs, or the non-volatile boot
status bit (BOOTSTAT.0) = 1, or the device is forced into ISP mode during power-on (see
P89LPC933/934/935/936 User manual). Otherwise, instructions will be fetched from
address 0000H.
P89LPC933_934_935_936
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2011. All rights reserved.
Product data sheet
Rev. 8 — 12 January 2011
33 of 77
P89LPC933/934/935/936
NXP Semiconductors
8-bit microcontroller with accelerated two-clock 80C51 core
8.17 Timers/counters 0 and 1
The P89LPC933/934/935/936 has two general purpose counter/timers which are upward
compatible with the standard 80C51 Timer 0 and Timer 1. Both can be configured to
operate either as timers or event counter. An option to automatically toggle the T0 and/or
T1 pins upon timer overflow has been added.
In the ‘timer’ function, the register is incremented every machine cycle.
In the ‘counter’ function, the register is incremented in response to a 1-to-0 transition at its
corresponding external input pin, T0 or T1. In this function, the external input is sampled
once during every machine cycle.
Timer 0 and Timer 1 have five operating modes (modes 0, 1, 2, 3 and 6). Modes 0, 1, 2
and 6 are the same for both timers/counters. Mode 3 is different.
8.17.1 Mode 0
Putting either timer into Mode 0 makes it look like an 8048 timer, which is an 8-bit counter
with a divide-by-32 prescaler. In this mode, the timer register is configured as a 13-bit
register. Mode 0 operation is the same for Timer 0 and Timer 1.
8.17.2 Mode 1
Mode 1 is the same as Mode 0, except that all 16 bits of the timer register are used.
8.17.3 Mode 2
Mode 2 configures the timer register as an 8-bit counter with automatic reload. Mode 2
operation is the same for Timer 0 and Timer 1.
8.17.4 Mode 3
When Timer 1 is in Mode 3 it is stopped. Timer 0 in Mode 3 forms two separate 8-bit
counters and is provided for applications that require an extra 8-bit timer. When Timer 1 is
in Mode 3 it can still be used by the serial port as a baud rate generator.
8.17.5 Mode 6
In this mode, the corresponding timer can be changed to a PWM with a full period of
256 timer clocks.
8.17.6 Timer overflow toggle output
Timers 0 and 1 can be configured to automatically toggle a port output whenever a timer
overflow occurs. The same device pins that are used for the T0 and T1 count inputs are
also used for the timer toggle outputs. The port outputs will be a logic 1 prior to the first
timer overflow when this mode is turned on.
8.18 RTC/system timer
The P89LPC933/934/935/936 has a simple RTC that allows a user to continue running an
accurate timer while the rest of the device is powered-down. The RTC can be a wake-up
or an interrupt source. The RTC is a 23-bit down counter comprised of a 7-bit prescaler
and a 16-bit loadable down counter. When it reaches all logic 0s, the counter will be
reloaded again and the RTCF flag will be set. The clock source for this counter can be
either the CPU clock (CCLK) or the XTAL oscillator, provided that the XTAL oscillator is
P89LPC933_934_935_936
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2011. All rights reserved.
Product data sheet
Rev. 8 — 12 January 2011
34 of 77
P89LPC933/934/935/936
NXP Semiconductors
8-bit microcontroller with accelerated two-clock 80C51 core
not being used as the CPU clock. If the XTAL oscillator is used as the CPU clock, then the
RTC will use CCLK as its clock source. Only power-on reset will reset the RTC and its
associated SFRs to the default state.
8.19 CCU (P89LPC935/936)
This unit features:
• A 16-bit timer with 16-bit reload on overflow.
• Selectable clock, with prescaler to divide clock source by any integral number
between 1 and 1024.
• Four compare/PWM outputs with selectable polarity.
• Symmetrical/asymmetrical PWM selection.
• Two capture inputs with event counter and digital noise rejection filter.
• Seven interrupts with common interrupt vector (one overflow, two capture,
four compare).
• Safe 16-bit read/write via shadow registers.
8.19.1 CCU clock
The CCU runs on the CCUCLK, which is either PCLK in basic timer mode, or the output of
a Phase-Locked Loop (PLL). The PLL is designed to use a clock source between 0.5 MHz
to 1 MHz that is multiplied by 32 to produce a CCUCLK between 16 MHz and 32 MHz in
PWM mode (asymmetrical or symmetrical). The PLL contains a 4-bit divider to help divide
PCLK into a frequency between 0.5 MHz and 1 MHz.
8.19.2 CCUCLK prescaling
This CCUCLK can further be divided down by a prescaler. The prescaler is implemented
as a 10-bit free-running counter with programmable reload at overflow.
8.19.3 Basic timer operation
The timer is a free-running up/down counter with a direction control bit. If the timer
counting direction is changed while the counter is running, the count sequence will be
reversed. The timer can be written or read at any time.
When a reload occurs, the CCU Timer Overflow Interrupt Flag will be set, and an interrupt
generated if enabled. The 16-bit CCU timer may also be used as an 8-bit up/down timer.
8.19.4 Output compare
There are four output compare channels A, B, C and D. Each output compare channel
needs to be enabled in order to operate and the user will have to set the associated I/O
pin to the desired output mode to connect the pin. When the contents of the timer matches
that of a capture compare control register, the Timer Output Compare Interrupt Flag
(TOCFx) becomes set. An interrupt will occur if enabled.
8.19.5 Input capture
Input capture is always enabled. Each time a capture event occurs on one of the two input
capture pins, the contents of the timer is transferred to the corresponding 16-bit input
capture register. The capture event can be programmed to be either rising or falling edge
triggered. A simple noise filter can be enabled on the input capture by enabling the Input
P89LPC933_934_935_936
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2011. All rights reserved.
Product data sheet
Rev. 8 — 12 January 2011
35 of 77
P89LPC933/934/935/936
NXP Semiconductors
8-bit microcontroller with accelerated two-clock 80C51 core
Capture Noise Filter bit. If set, the capture logic needs to see four consecutive samples of
the same value in order to recognize an edge as a capture event. An event counter can be
set to delay a capture by a number of capture events.
8.19.6 PWM operation
PWM operation has two main modes, symmetrical and asymmetrical.
In asymmetrical PWM operation the CCU timer operates in down-counting mode
regardless of the direction control bit.
In symmetrical mode, the timer counts up/down alternately. The main difference from
basic timer operation is the operation of the compare module, which in PWM mode is
used for PWM waveform generation.
As with basic timer operation, when the PWM (compare) pins are connected to the
compare logic, their logic state remains unchanged. However, since bit FCO is used to
hold the halt value, only a compare event can change the state of the pin.
TOR2
compare value
timer value
0x0000
non-inverted
inverted
002aaa893
Fig 10. Asymmetrical PWM, down-counting mode
TOR2
compare value
timer value
0
non-inverted
inverted
002aaa894
Fig 11. Symmetrical PWM
P89LPC933_934_935_936
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2011. All rights reserved.
Product data sheet
Rev. 8 — 12 January 2011
36 of 77
P89LPC933/934/935/936
NXP Semiconductors
8-bit microcontroller with accelerated two-clock 80C51 core
8.19.7 Alternating output mode
In asymmetrical mode, the user can set up PWM channels A/B and C/D as alternating
pairs for bridge drive control. In this mode the output of these PWM channels are
alternately gated on every counter cycle.
TOR2
COMPARE VALUE A (or C)
COMPARE VALUE B (or D)
TIMER VALUE
0
PWM OUTPUT (OCA or OCC)
PWM OUTPUT (OCB or OCD)
002aaa895
Fig 12. Alternate output mode
8.19.8 PLL operation
The PWM module features a PLL that can be used to generate a CCUCLK frequency
between 16 MHz and 32 MHz. At this frequency the PWM module provides ultrasonic
PWM frequency with 10-bit resolution provided that the crystal frequency is 1 MHz or
higher. The PLL is fed an input signal from 0.5 MHz to 1 MHz and generates an output
signal of 32 times the input frequency. This signal is used to clock the timer. The user will
have to set a divider that scales PCLK by a factor from 1 to 16. This divider is found in the
SFR register TCR21. The PLL frequency can be expressed as shown in Equation 1.
PCLK
PLL frequency =
(1)
-----------------
(N + 1)
Where: N is the value of PLLDV.3 to PLLDV.0.
Since N ranges from 0 to 15, the CCLK frequency can be in the range of PCLK to PCLK⁄16.
P89LPC933_934_935_936
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2011. All rights reserved.
Product data sheet
Rev. 8 — 12 January 2011
37 of 77
P89LPC933/934/935/936
NXP Semiconductors
8-bit microcontroller with accelerated two-clock 80C51 core
8.19.9 CCU interrupts
There are seven interrupt sources on the CCU which share a common interrupt vector.
EA (IEN0.7)
ECCU (IEN1.4)
TOIE2 (TICR2.7)
TOIF2 (TIFR2.7)
TICIE2A (TICR2.0)
TICF2A (TIFR2.0)
TICIE2B (TICR2.1)
TICF2B (TIFR2.1)
TOCIE2A (TICR2.3)
TOCF2A (TIFR2.3)
interrupt to
CPU
other
interrupt
sources
TOCIE2B (TICR2.4)
TOCF2B (TIFR2.4)
TOCIE2C (TICR2.5)
TOCF2C (TIFR2.5)
TOCIE2D (TICR2.6)
TOCF2D (TIFR2.6)
ENCINT.0
ENCINT.1
ENCINT.2
PRIORITY
ENCODER
002aaa896
Fig 13. Capture/compare unit interrupts
8.20 UART
The P89LPC933/934/935/936 has an enhanced UART that is compatible with the
conventional 80C51 UART except that Timer 2 overflow cannot be used as a baud rate
source. The P89LPC933/934/935/936 does include an independent baud rate generator.
The baud rate can be selected from the oscillator (divided by a constant), Timer 1
overflow, or the independent baud rate generator. In addition to the baud rate generation,
enhancements over the standard 80C51 UART include Framing Error detection,
automatic address recognition, selectable double buffering and several interrupt options.
The UART can be operated in four modes: shift register, 8-bit UART, 9-bit UART, and CPU
clock
⁄
32 or CPU clock⁄16.
8.20.1 Mode 0
Serial data enters and exits through RXD. TXD outputs the shift clock. 8 bits are
transmitted or received, LSB first. The baud rate is fixed at 1⁄16 of the CPU clock
frequency.
P89LPC933_934_935_936
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2011. All rights reserved.
Product data sheet
Rev. 8 — 12 January 2011
38 of 77
P89LPC933/934/935/936
NXP Semiconductors
8.20.2 Mode 1
8-bit microcontroller with accelerated two-clock 80C51 core
10 bits are transmitted (through TXD) or received (through RXD): a start bit (logic 0),
8 data bits (LSB first), and a stop bit (logic 1). When data is received, the stop bit is stored
in RB8 in special function register SCON. The baud rate is variable and is determined by
the Timer 1 overflow rate or the baud rate generator (described in Section 8.20.5 “Baud
rate generator and selection”).
8.20.3 Mode 2
11 bits are transmitted (through TXD) or received (through RXD): start bit (logic 0), 8 data
bits (LSB first), a programmable 9th data bit, and a stop bit (logic 1). When data is
transmitted, the 9th data bit (TB8 in SCON) can be assigned the value of logic 0 or logic 1.
Or, for example, the parity bit (P, in the PSW) could be moved into TB8. When data is
received, the 9th data bit goes into RB8 in special function register SCON, while the stop
bit is not saved. The baud rate is programmable to either 1⁄16 or 1⁄32 of the CPU clock
frequency, as determined by the SMOD1 bit in PCON.
8.20.4 Mode 3
11 bits are transmitted (through TXD) or received (through RXD): a start bit (logic 0), 8
data bits (LSB first), a programmable 9th data bit, and a stop bit (logic 1). In fact, Mode 3 is
the same as Mode 2 in all respects except baud rate. The baud rate in Mode 3 is variable
and is determined by the Timer 1 overflow rate or the baud rate generator (described in
Section 8.20.5 “Baud rate generator and selection”).
8.20.5 Baud rate generator and selection
The P89LPC933/934/935/936 enhanced UART has an independent baud rate generator.
The baud rate is determined by a baud-rate preprogrammed into the BRGR1 and BRGR0
SFRs which together form a 16-bit baud rate divisor value that works in a similar manner
as Timer 1 but is much more accurate. If the baud rate generator is used, Timer 1 can be
used for other timing functions.
The UART can use either Timer 1 or the baud rate generator output (see Figure 14). Note
that Timer T1 is further divided by 2 if the SMOD1 bit (PCON.7) is cleared. The
independent baud rate generator uses CCLK.
timer 1 overflow
SMOD1 = 1
(PCLK-based)
SBRGS = 0
SBRGS = 1
÷2
baud rate modes 1 and 3
SMOD1 = 0
baud rate generator
(CCLK-based)
002aaa897
Fig 14. Baud rate sources for UART (Modes 1, 3)
8.20.6 Framing error
Framing error is reported in the status register (SSTAT). In addition, if SMOD0 (PCON.6)
is logic 1, framing errors can be made available in SCON.7 respectively. If SMOD0 is
logic 0, SCON.7 is SM0. It is recommended that SM0 and SM1 (SCON.7:6) are set up
when SMOD0 is logic 0.
P89LPC933_934_935_936
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2011. All rights reserved.
Product data sheet
Rev. 8 — 12 January 2011
39 of 77
P89LPC933/934/935/936
NXP Semiconductors
8-bit microcontroller with accelerated two-clock 80C51 core
8.20.7 Break detect
Break detect is reported in the status register (SSTAT). A break is detected when
11 consecutive bits are sensed LOW. The break detect can be used to reset the device
and force the device into ISP mode.
8.20.8 Double buffering
The UART has a transmit double buffer that allows buffering of the next character to be
written to SBUF while the first character is being transmitted. Double buffering allows
transmission of a string of characters with only one stop bit between any two characters,
as long as the next character is written between the start bit and the stop bit of the
previous character.
Double buffering can be disabled. If disabled (DBMOD, i.e., SSTAT.7 = 0), the UART is
compatible with the conventional 80C51 UART. If enabled, the UART allows writing to
SnBUF while the previous data is being shifted out. Double buffering is only allowed in
Modes 1, 2 and 3. When operated in Mode 0, double buffering must be disabled
(DBMOD = 0).
8.20.9 Transmit interrupts with double buffering enabled (modes 1, 2 and 3)
Unlike the conventional UART, in double buffering mode, the Tx interrupt is generated
when the double buffer is ready to receive new data.
8.20.10 The 9th bit (bit 8) in double buffering (modes 1, 2 and 3)
If double buffering is disabled TB8 can be written before or after SBUF is written, as long
as TB8 is updated some time before that bit is shifted out. TB8 must not be changed until
the bit is shifted out, as indicated by the Tx interrupt.
If double buffering is enabled, TB8 must be updated before SBUF is written, as TB8 will
be double-buffered together with SBUF data.
P89LPC933_934_935_936
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2011. All rights reserved.
Product data sheet
Rev. 8 — 12 January 2011
40 of 77
P89LPC933/934/935/936
NXP Semiconductors
8-bit microcontroller with accelerated two-clock 80C51 core
8.21 I2C-bus serial interface
The I2C-bus uses two wires (SDA and SCL) to transfer information between devices
connected to the bus, and it has the following features:
• Bidirectional data transfer between masters and slaves
• Multi master bus (no central master)
• Arbitration between simultaneously transmitting masters without corruption of serial
data on the bus
• Serial clock synchronization allows devices with different bit rates to communicate via
one serial bus
• Serial clock synchronization can be used as a handshake mechanism to suspend and
resume serial transfer
• The I2C-bus may be used for test and diagnostic purposes.
A typical I2C-bus configuration is shown in Figure 15. The P89LPC933/934/935/936
device provides a byte-oriented I2C-bus interface that supports data transfers up to
400 kHz.
R
R
P
P
SDA
SCL
2
I C-bus
OTHER DEVICE
WITH I C-BUS
INTERFACE
OTHER DEVICE
WITH I C-BUS
INTERFACE
P1.3/SDA
P1.2/SCL
2
2
P89LPC935
002aab082
Fig 15. I2C-bus configuration
P89LPC933_934_935_936
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2011. All rights reserved.
Product data sheet
Rev. 8 — 12 January 2011
41 of 77
P89LPC933/934/935/936
NXP Semiconductors
8-bit microcontroller with accelerated two-clock 80C51 core
8
I2ADR
ADDRESS REGISTER
COMPARATOR
P1.3
INPUT
FILTER
P1.3/SDA
SHIFT REGISTER
8
ACK
I2DAT
OUTPUT
STAGE
BIT COUNTER /
ARBITRATION
AND SYNC LOGIC
CCLK
INPUT
FILTER
TIMING
AND
CONTROL
LOGIC
P1.2/SCL
SERIAL CLOCK
GENERATOR
OUTPUT
STAGE
interrupt
timer 1
overflow
P1.2
I2CON
I2SCLH
I2SCLL
CONTROL REGISTERS AND
SCL DUTY CYCLE REGISTERS
8
STATUS
DECODER
status bus
I2STAT
STATUS REGISTER
8
002aaa899
Fig 16. I2C-bus serial interface block diagram
P89LPC933_934_935_936
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2011. All rights reserved.
Product data sheet
Rev. 8 — 12 January 2011
42 of 77
P89LPC933/934/935/936
NXP Semiconductors
8.22 SPI
8-bit microcontroller with accelerated two-clock 80C51 core
The P89LPC933/934/935/936 provides another high-speed serial communication
interface—the SPI interface. SPI is a full-duplex, high-speed, synchronous
communication bus with two operation modes: Master mode and Slave mode. Up to
3 Mbit/s can be supported in Master mode or up to 2 Mbit/s in Slave mode. It has a
Transfer Completion Flag and Write Collision Flag Protection.
S
M
MISO
P2.3
M
S
CPU clock
8-BIT SHIFT REGISTER
READ DATA BUFFER
MOSI
P2.2
PIN
CONTROL
LOGIC
DIVIDER
BY 4, 16, 64, 128
SPICLK
P2.5
clock
SPI clock (master)
S
M
SELECT
SS
P2.4
CLOCK LOGIC
MSTR
SPEN
SPI CONTROL
SPI CONTROL REGISTER
SPI STATUS REGISTER
SPI
interrupt
request
internal
data
bus
002aaa900
Fig 17. SPI block diagram
The SPI interface has four pins: SPICLK, MOSI, MISO and SS:
• SPICLK, MOSI and MISO are typically tied together between two or more SPI
devices. Data flows from master to slave on MOSI (Master Out Slave In) pin and flows
from slave to master on MISO (Master In Slave Out) pin. The SPICLK signal is output
in the master mode and is input in the slave mode. If the SPI system is disabled, i.e.,
SPEN (SPCTL.6) = 0 (reset value), these pins are configured for port functions.
• SS is the optional slave select pin. In a typical configuration, an SPI master asserts
one of its port pins to select one SPI device as the current slave. An SPI slave device
uses its SS pin to determine whether it is selected.
Typical connections are shown in Figure 18 through Figure 20.
P89LPC933_934_935_936
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2011. All rights reserved.
Product data sheet
Rev. 8 — 12 January 2011
43 of 77
P89LPC933/934/935/936
NXP Semiconductors
8-bit microcontroller with accelerated two-clock 80C51 core
8.22.1 Typical SPI configurations
master
slave
MISO
MOSI
MISO
MOSI
8-BIT SHIFT
REGISTER
8-BIT SHIFT
REGISTER
SPICLK
PORT
SPICLK
SS
SPI CLOCK
GENERATOR
002aaa901
Fig 18. SPI single master single slave configuration
master
slave
MISO
MISO
MOSI
8-BIT SHIFT
REGISTER
8-BIT SHIFT
REGISTER
MOSI
SPICLK
SS
SPICLK
SS
SPI CLOCK
GENERATOR
SPI CLOCK
GENERATOR
002aaa902
Fig 19. SPI dual device configuration, where either can be a master or a slave
P89LPC933_934_935_936
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2011. All rights reserved.
Product data sheet
Rev. 8 — 12 January 2011
44 of 77
P89LPC933/934/935/936
NXP Semiconductors
8-bit microcontroller with accelerated two-clock 80C51 core
master
slave
MISO
MOSI
MISO
MOSI
8-BIT SHIFT
REGISTER
8-BIT SHIFT
REGISTER
SPICLK
port
SPICLK
SS
SPI CLOCK
GENERATOR
slave
MISO
MOSI
8-BIT SHIFT
REGISTER
SPICLK
SS
port
002aaa903
Fig 20. SPI single master multiple slaves configuration
P89LPC933_934_935_936
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2011. All rights reserved.
Product data sheet
Rev. 8 — 12 January 2011
45 of 77
P89LPC933/934/935/936
NXP Semiconductors
8-bit microcontroller with accelerated two-clock 80C51 core
8.23 Analog comparators
Two analog comparators are provided on the P89LPC933/934/935/936. Input and output
options allow use of the comparators in a number of different configurations. Comparator
operation is such that the output is a logic 1 (which may be read in a register and/or routed
to a pin) when the positive input (one of two selectable pins) is greater than the negative
input (selectable from a pin or an internal reference voltage). Otherwise the output is a
zero. Each comparator may be configured to cause an interrupt when the output value
changes.
The overall connections to both comparators are shown in Figure 21. The comparators
function to VDD = 2.4 V.
When each comparator is first enabled, the comparator output and interrupt flag are not
guaranteed to be stable for 10 microseconds. The corresponding comparator interrupt
should not be enabled during that time, and the comparator interrupt flag must be cleared
before the interrupt is enabled in order to prevent an immediate interrupt service.
When a comparator is disabled the comparator’s output, COn, goes HIGH. If the
comparator output was LOW and then is disabled, the resulting transition of the
comparator output from a LOW to HIGH state will set the comparator flag, CMFn. This will
cause an interrupt if the comparator interrupt is enabled. The user should therefore
disable the comparator interrupt prior to disabling the comparator. Additionally, the user
should clear the comparator flag, CMFn, after disabling the comparator.
CP1
OE1
comparator 1
CO1
(P0.4) CIN1A
(P0.3) CIN1B
CMP1 (P0.6)
(P0.5) CMPREF
change detect
V
ref(bg)
CMF1
CMF2
CN1
CP2
interrupt
change detect
EC
comparator 2
(P0.2) CIN2A
(P0.1) CIN2B
CMP2 (P0.0)
CO2
OE2
002aaa904
CN2
Fig 21. Comparator input and output connections
8.23.1 Internal reference voltage
An internal reference voltage generator may supply a default reference when a single
comparator input pin is used. The value of the internal reference voltage, referred to as
V
ref(bg), is 1.23 V ± 10 %.
P89LPC933_934_935_936
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2011. All rights reserved.
Product data sheet
Rev. 8 — 12 January 2011
46 of 77
P89LPC933/934/935/936
NXP Semiconductors
8-bit microcontroller with accelerated two-clock 80C51 core
8.23.2 Comparator interrupt
Each comparator has an interrupt flag contained in its configuration register. This flag is
set whenever the comparator output changes state. The flag may be polled by software or
may be used to generate an interrupt. The two comparators use one common interrupt
vector. If both comparators enable interrupts, after entering the interrupt service routine,
the user needs to read the flags to determine which comparator caused the interrupt.
8.23.3 Comparators and power reduction modes
Either or both comparators may remain enabled when Power-down or Idle mode is
activated, but both comparators are disabled automatically in Total Power-down mode.
If a comparator interrupt is enabled (except in Total Power-down mode), a change of the
comparator output state will generate an interrupt and wake-up the processor. If the
comparator output to a pin is enabled, the pin should be configured in the push-pull mode
in order to obtain fast switching times while in Power-down mode. The reason is that with
the oscillator stopped, the temporary strong pull-up that normally occurs during switching
on a quasi-bidirectional port pin does not take place.
Comparators consume power in Power-down and Idle modes, as well as in the normal
operating mode. This fact should be taken into account when system power consumption
is an issue. To minimize power consumption, the user can disable the comparators via
PCONA.5, or put the device in Total Power-down mode.
8.24 Keypad interrupt
The Keypad Interrupt (KBI) function is intended primarily to allow a single interrupt to be
generated when Port 0 is equal to or not equal to a certain pattern. This function can be
used for bus address recognition or keypad recognition. The user can configure the port
via SFRs for different tasks.
The Keypad Interrupt Mask register (KBMASK) is used to define which input pins
connected to Port 0 can trigger the interrupt. The Keypad Pattern register (KBPATN) is
used to define a pattern that is compared to the value of Port 0. The Keypad Interrupt Flag
(KBIF) in the Keypad Interrupt Control register (KBCON) is set when the condition is
matched while the Keypad Interrupt function is active. An interrupt will be generated if
enabled. The PATN_SEL bit in the Keypad Interrupt Control register (KBCON) is used to
define equal or not-equal for the comparison.
In order to use the Keypad Interrupt as an original KBI function like in 87LPC76x series,
the user needs to set KBPATN = 0FFH and PATN_SEL = 1 (not equal), then any key
connected to Port 0 which is enabled by the KBMASK register will cause the hardware to
set KBIF and generate an interrupt if it has been enabled. The interrupt may be used to
wake-up the CPU from Idle or Power-down modes. This feature is particularly useful in
handheld, battery-powered systems that need to carefully manage power consumption
yet also need to be convenient to use.
In order to set the flag and cause an interrupt, the pattern on Port 0 must be held longer
than six CCLKs.
P89LPC933_934_935_936
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2011. All rights reserved.
Product data sheet
Rev. 8 — 12 January 2011
47 of 77
P89LPC933/934/935/936
NXP Semiconductors
8-bit microcontroller with accelerated two-clock 80C51 core
8.25 Watchdog timer
The watchdog timer causes a system reset when it underflows as a result of a failure to
feed the timer prior to the timer reaching its terminal count. It consists of a programmable
12-bit prescaler, and an 8-bit down counter. The down counter is decremented by a tap
taken from the prescaler. The clock source for the prescaler is either the PCLK or the
nominal 400 kHz watchdog oscillator. The watchdog timer can only be reset by a
power-on reset. When the watchdog feature is disabled, it can be used as an interval
timer and may generate an interrupt. Figure 22 shows the watchdog timer in Watchdog
mode. Feeding the watchdog requires a two-byte sequence. If PCLK is selected as the
watchdog clock and the CPU is powered-down, the watchdog is disabled. The watchdog
timer has a time-out period that ranges from a few μs to a few seconds. Please refer to the
P89LPC933/934/935/936 User manual for more details.
WDL (C1H)
MOV WFEED1, #0A5H
MOV WFEED2, #05AH
watchdog
oscillator
8-BIT DOWN
COUNTER
(1)
PRESCALER
reset
÷32
PCLK
SHADOW REGISTER
PRE2
PRE1
PRE0
-
-
WDRUN WDTOF WDCLK
WDCON (A7H)
002aaa905
(1) Watchdog reset can also be caused by an invalid feed sequence, or by writing to WDCON not immediately followed by a feed
sequence.
Fig 22. Watchdog timer in Watchdog mode (WDTE = 1)
8.26 Additional features
8.26.1 Software reset
The SRST bit in AUXR1 gives software the opportunity to reset the processor completely,
as if an external reset or watchdog reset had occurred. Care should be taken when writing
to AUXR1 to avoid accidental software resets.
8.26.2 Dual data pointers
The dual Data Pointers (DPTR) provides two different Data Pointers to specify the
address used with certain instructions. The DPS bit in the AUXR1 register selects one of
the two Data Pointers. Bit 2 of AUXR1 is permanently wired as a logic 0 so that the DPS
bit may be toggled (thereby switching Data Pointers) simply by incrementing the AUXR1
register, without the possibility of inadvertently altering other bits in the register.
P89LPC933_934_935_936
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2011. All rights reserved.
Product data sheet
Rev. 8 — 12 January 2011
48 of 77
P89LPC933/934/935/936
NXP Semiconductors
8-bit microcontroller with accelerated two-clock 80C51 core
8.27 Data EEPROM (P89LPC935/936)
The P89LPC935/936 has 512 bytes of on-chip Data EEPROM. The Data EEPROM is
SFR based, byte readable, byte writable, and erasable (via row fill and sector fill). The
user can read, write and fill the memory via SFRs and one interrupt. This Data EEPROM
provides 100,000 minimum erase/program cycles for each byte.
• Byte mode: In this mode, data can be read and written one byte at a time.
• Row fill: In this mode, the addressed row (64 bytes) is filled with a single value. The
entire row can be erased by writing 00H.
• Sector fill: In this mode, all 512 bytes are filled with a single value. The entire sector
can be erased by writing 00H.
After the operation finishes, the hardware will set the EEIF bit, which if enabled will
generate an interrupt. The flag is cleared by software.
8.28 Flash program memory
8.28.1 General description
The P89LPC933/934/935/936 flash memory provides in-circuit electrical erasure and
programming. The flash can be erased, read, and written as bytes. The Sector and Page
Erase functions can erase any flash sector (1 kB or 2 kB depending on the device) or
page (64 bytes). The Chip Erase operation will erase the entire program memory. ICP
using standard commercial programmers is available. In addition, IAP and byte-erase
allows code memory to be used for non-volatile data storage. On-chip erase and write
timing generation contribute to a user-friendly programming interface. The
P89LPC933/934/935/936 flash reliably stores memory contents even after 100,000 erase
and program cycles. The cell is designed to optimize the erase and programming
mechanisms. The P89LPC933/934/935/936 uses VDD as the supply voltage to perform
the Program/Erase algorithms.
8.28.2 Features
• Programming and erase over the full operating voltage range.
• Byte erase allows code memory to be used for data storage.
• Read/Programming/Erase using ISP/IAP/ICP.
• Internal fixed boot ROM, containing low-level IAP routines available to user code.
• Default loader providing ISP via the serial port, located in upper end of user program
memory.
• Boot vector allows user-provided flash loader code to reside anywhere in the flash
memory space, providing flexibility to the user.
• Any flash program/erase operation in 2 ms.
• Programming with industry-standard commercial programmers.
• Programmable security for the code in the flash for each sector.
• 100,000 typical erase/program cycles for each byte.
• 10 year minimum data retention.
P89LPC933_934_935_936
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2011. All rights reserved.
Product data sheet
Rev. 8 — 12 January 2011
49 of 77
P89LPC933/934/935/936
NXP Semiconductors
8-bit microcontroller with accelerated two-clock 80C51 core
8.28.3 Flash organization
The program memory consists of eight 2 kB sectors on the P89LPC936 device, eight 1 kB
sectors on the P89LPC934/935 devices, and four 1 kB sectors on the P89LPC933 device.
Each sector can be further divided into 64-byte pages. In addition to sector erase, page
erase, and byte erase, a 64-byte page register is included which allows from 1 to 64 bytes
of a given page to be programmed at the same time, substantially reducing overall
programming time.
8.28.4 Using flash as data storage
The flash code memory array of this device supports individual byte erasing and
programming. Any byte in the code memory array may be read using the MOVC
instruction, provided that the sector containing the byte has not been secured (a MOVC
instruction is not allowed to read code memory contents of a secured sector). Thus any
byte in a non-secured sector may be used for non-volatile data storage.
8.28.5 Flash programming and erasing
Four different methods of erasing or programming of the flash are available. The flash
may be programmed or erased in the end-user application (IAP) under control of the
application’s firmware. Another option is to use the ICP mechanism. This ICP system
provides for programming through a serial clock - serial data interface. As shipped from
the factory, the upper 512 bytes of user code space contains a serial ISP routine allowing
the device to be programmed in circuit through the serial port. The flash may also be
programmed or erased using a commercially available EPROM programmer which
supports this device. This device does not provide for direct verification of code memory
contents. Instead, this device provides a 32-bit CRC result on either a sector or the entire
user code space.
8.28.6 In-circuit programming
ICP is performed without removing the microcontroller from the system. The ICP facility
consists of internal hardware resources to facilitate remote programming of the
P89LPC933/934/935/936 through a two-wire serial interface. The Philips ICP facility has
made ICP in an embedded application—using commercially available
programmers—possible with a minimum of additional expense in components and circuit
board area. The ICP function uses five pins. Only a small connector needs to be available
to interface your application to a commercial programmer in order to use this feature.
Additional details may be found in the P89LPC933/934/935/936 User manual.
8.28.7 In-application programming
IAP is performed in the application under the control of the microcontroller’s firmware. The
IAP facility consists of internal hardware resources to facilitate programming and erasing.
The Philips IAP has made IAP in an embedded application possible without additional
components. Two methods are available to accomplish IAP. A set of predefined IAP
functions are provided in a boot ROM and can be called through a common interface,
PGM_MTP. Several IAP calls are available for use by an application program to permit
selective erasing and programming of flash sectors, pages, security bits, configuration
bytes, and device ID. These functions are selected by setting up the microcontroller’s
registers before making a call to PGM_MTP at FF03H. The boot ROM occupies the
program memory space at the top of the address space from FF00H to FFEFH, thereby
not conflicting with the user program memory space.
P89LPC933_934_935_936
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2011. All rights reserved.
Product data sheet
Rev. 8 — 12 January 2011
50 of 77
P89LPC933/934/935/936
NXP Semiconductors
8-bit microcontroller with accelerated two-clock 80C51 core
In addition, IAP operations can be accomplished through the use of four SFRs consisting
of a control/status register, a data register, and two address registers. Additional details
may be found in the P89LPC933/934/935/936 User manual.
8.28.8 ISP
ISP is performed without removing the microcontroller from the system. The ISP facility
consists of a series of internal hardware resources coupled with internal firmware to
facilitate remote programming of the P89LPC933/934/935/936 through the serial port.
This firmware is provided by Philips and embedded within each P89LPC933/934/935/936
device. The Philips ISP facility has made ISP in an embedded application possible with a
minimum of additional expense in components and circuit board area. The ISP function
uses five pins (VDD, VSS, TXD, RXD, and RST). Only a small connector needs to be
available to interface your application to an external circuit in order to use this feature.
8.28.9 Power-on reset code execution
The P89LPC933/934/935/936 contains two special flash elements: the boot vector and
the boot status bit. Following reset, the P89LPC933/934/935/936 examines the contents
of the boot status bit. If the boot status bit is set to zero, power-up execution starts at
location 0000H, which is the normal start address of the user’s application code. When
the boot status bit is set to a value other than zero, the contents of the boot vector are
used as the high byte of the execution address and the low byte is set to 00H.
Table 9 shows the factory default boot vector settings for these devices.
Remark: These settings are different than the original P89LPC932. Tools designed to
support the P89LPC933/934/935/936 should be used to program this device, such as
Flash Magic version 1.98, or later.
A factory-provided boot loader is preprogrammed into the address space indicated and
uses the indicated boot loader entry point to perform ISP functions. This code can be
erased by the user.
Remark: Users who wish to use this loader should take precautions to avoid erasing the
sector that contains this boot loader. Instead, the page erase function can be used to
erase the pages located in this sector which are not used by the boot loader.
A custom boot loader can be written with the boot vector set to the custom boot loader, if
desired.
Table 9.
Device
Default boot vector values and ISP entry points
Default
Default
Default boot loader Boot sector
boot vector
boot loader
entry point
code range
range
P89LPC933
P89LPC934
P89LPC935
P89LPC936
0FH
1FH
1FH
3FH
0F00H
1F00H
1F00H
3F00H
0E00H to 0FFFH
1E00H to 1FFFH
1E00H to 1FFFH
3E00H to 3FFFH
0C00H to 0FFFH
1C00H to 1FFFH
1C00H to 1FFFH
3C00H to 3FFFH
P89LPC933_934_935_936
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2011. All rights reserved.
Product data sheet
Rev. 8 — 12 January 2011
51 of 77
P89LPC933/934/935/936
NXP Semiconductors
8-bit microcontroller with accelerated two-clock 80C51 core
8.28.10 Hardware activation of the boot loader
The boot loader can also be executed by forcing the device into ISP mode during a
power-on sequence (see the P89LPC933/934/935/936 User manual for specific
information). This has the same effect as having a non-zero status byte. This allows an
application to be built that will normally execute user code but can be manually forced into
ISP operation. If the factory default setting for the boot vector is changed, it will no longer
point to the factory preprogrammed ISP boot loader code. After programming the flash,
the status byte should be programmed to zero in order to allow execution of the user’s
application code beginning at address 0000H.
8.29 User configuration bytes
Some user-configurable features of the P89LPC933/934/935/936 must be defined at
power-up and therefore cannot be set by the program after start of execution. These
features are configured through the use of the flash byte UCFG1. Please see the
P89LPC933/934/935/936 User manual for additional details.
8.30 User sector security bytes
There are eight User Sector Security Bytes on the P89LPC933/934/935/936 device. Each
byte corresponds to one sector. Please see the P89LPC933/934/935/936 User manual for
additional details.
9. A/D converter
9.1 General description
The P89LPC935/936 have two 8-bit, 4-channel multiplexed successive approximation
analog-to-digital converter modules sharing common control logic. The P89LPC933/934
have a single 8-bit, 4-channel multiplexed analog-to-digital converter and an additional
DAC module. A block diagram of the A/D converter is shown in Figure 23. Each A/D
consists of a 4-input multiplexer which feeds a sample-and-hold circuit providing an input
signal to one of two comparator inputs. The control logic in combination with the SAR
drives a digital-to-analog converter which provides the other input to the comparator. The
output of the comparator is fed to the SAR.
9.2 Features and benefits
Two (P89LPC935/936) 8-bit, 4-channel multiplexed input, successive approximation
A/D converters with common control logic (one A/D on the P89LPC933/934).
Four result registers for each A/D.
Six operating modes:
Fixed channel, single conversion mode.
Fixed channel, continuous conversion mode.
Auto scan, single conversion mode.
Auto scan, continuous conversion mode.
Dual channel, continuous conversion mode.
Single step mode.
Four conversion start modes:
Timer triggered start.
P89LPC933_934_935_936
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2011. All rights reserved.
Product data sheet
Rev. 8 — 12 January 2011
52 of 77
P89LPC933/934/935/936
NXP Semiconductors
8-bit microcontroller with accelerated two-clock 80C51 core
Start immediately.
Edge triggered.
Dual start immediately (P89LPC935/936).
8-bit conversion time of ≥3.9 μs at an A/D clock of 3.3 MHz.
Interrupt or polled operation.
Boundary limits interrupt.
DAC output to a port pin with high output impedance.
Clock divider.
Power-down mode.
9.3 Block diagram
comp
+
INPUT
MUX
SAR
–
8
DAC1
CONTROL
LOGIC
comp
+
INPUT
MUX
SAR
–
8
DAC0
CCLK
002aab080
Fig 23. ADC block diagram
9.4 A/D operating modes
9.4.1 Fixed channel, single conversion mode
A single input channel can be selected for conversion. A single conversion will be
performed and the result placed in the result register which corresponds to the selected
input channel. An interrupt, if enabled, will be generated after the conversion completes.
P89LPC933_934_935_936
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2011. All rights reserved.
Product data sheet
Rev. 8 — 12 January 2011
53 of 77
P89LPC933/934/935/936
NXP Semiconductors
8-bit microcontroller with accelerated two-clock 80C51 core
9.4.2 Fixed channel, continuous conversion mode
A single input channel can be selected for continuous conversion. The results of the
conversions will be sequentially placed in the four result registers. An interrupt, if enabled,
will be generated after every four conversions. Additional conversion results will again
cycle through the four result registers, overwriting the previous results. Continuous
conversions continue until terminated by the user.
9.4.3 Auto scan, single conversion mode
Any combination of the four input channels can be selected for conversion. A single
conversion of each selected input will be performed and the result placed in the result
register which corresponds to the selected input channel. An interrupt, if enabled, will be
generated after all selected channels have been converted. If only a single channel is
selected this is equivalent to single channel, single conversion mode.
9.4.4 Auto scan, continuous conversion mode
Any combination of the four input channels can be selected for conversion. A conversion
of each selected input will be performed and the result placed in the result register which
corresponds to the selected input channel. An interrupt, if enabled, will be generated after
all selected channels have been converted. The process will repeat starting with the first
selected channel. Additional conversion results will again cycle through the four result
registers, overwriting the previous results. Continuous conversions continue until
terminated by the user.
9.4.5 Dual channel, continuous conversion mode
This is a variation of the auto scan continuous conversion mode where conversion occurs
on two user-selectable inputs. The result of the conversion of the first channel is placed in
result register, ADxDAT0. The result of the conversion of the second channel is placed in
result register, ADxDAT1. The first channel is again converted and its result stored in
ADxDAT2. The second channel is again converted and its result placed in ADxDAT3. An
interrupt is generated, if enabled, after every set of four conversions (two conversions per
channel).
9.4.6 Single step mode
This special mode allows ‘single-stepping’ in an auto scan conversion mode. Any
combination of the four input channels can be selected for conversion. After each channel
is converted, an interrupt is generated, if enabled, and the A/D waits for the next start
condition. May be used with any of the start modes.
9.5 Conversion start modes
9.5.1 Timer triggered start
An A/D conversion is started by the overflow of Timer 0. Once a conversion has started,
additional Timer 0 triggers are ignored until the conversion has completed. The Timer
triggered start mode is available in all A/D operating modes.
9.5.2 Start immediately
Programming this mode immediately starts a conversion. This start mode is available in all
A/D operating modes.
P89LPC933_934_935_936
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2011. All rights reserved.
Product data sheet
Rev. 8 — 12 January 2011
54 of 77
P89LPC933/934/935/936
NXP Semiconductors
8-bit microcontroller with accelerated two-clock 80C51 core
9.5.3 Edge triggered
An A/D conversion is started by rising or falling edge of P1.4. Once a conversion has
started, additional edge triggers are ignored until the conversion has completed. The edge
triggered start mode is available in all A/D operating modes.
9.5.4 Dual start immediately (P89LPC935/936)
Programming this mode starts a synchronized conversion of both A/D converters. This
start mode is available in all A/D operating modes. Both A/D converters must be in the
same operating mode. In the continuous conversion modes, both A/D converters must
select an identical number of channels. Any trigger of either A/D will start a simultaneous
conversion of both A/Ds.
9.6 Boundary limits interrupt
Each of the A/D converters has both a high and low boundary limit register. After the four
MSBs have been converted, these four bits are compared with the four MSBs of the
boundary high and low registers. If the four MSBs of the conversion are outside the limit
an interrupt will be generated, if enabled. If the conversion result is within the limits, the
boundary limits will again be compared after all 8 bits have been converted. An interrupt
will be generated, if enabled, if the result is outside the boundary limits. The boundary limit
may be disabled by clearing the boundary limit interrupt enable.
9.7 DAC output to a port pin with high output impedance
Each A/D converter’s DAC block can be output to a port pin. In this mode, the ADxDAT3
register is used to hold the value fed to the DAC. After a value has been written to the
DAC (written to ADxDAT3), the DAC output will appear on the channel 3 pin.
9.8 Clock divider
The A/D converter requires that its internal clock source be in the range of 500 kHz to
3.3 MHz to maintain accuracy. A programmable clock divider that divides the clock
from 1 to 8 is provided for this purpose.
9.9 Power-down and Idle mode
In Idle mode the A/C converter, if enabled, will continue to function and can cause the
device to exit Idle mode when the conversion is completed if the A/D interrupt is enabled.
In Power-down mode or Total Power-down mode, the A/D does not function. If the A/D is
enabled, it will consume power. Power can be reduced by disabling the A/D.
P89LPC933_934_935_936
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2011. All rights reserved.
Product data sheet
Rev. 8 — 12 January 2011
55 of 77
P89LPC933/934/935/936
NXP Semiconductors
8-bit microcontroller with accelerated two-clock 80C51 core
10. Limiting values
Table 10. Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134).[1]
Symbol
Tamb(bias)
Tstg
Parameter
Conditions
Min
−55
−65
-
Max
+125
+150
20
Unit
°C
bias ambient temperature
storage temperature
°C
IOH(I/O)
HIGH-level output current per
input/output pin
mA
IOL(I/O)
LOW-level output current per
input/output pin
-
20
mA
II/Otot(max)
Vxtal
maximum total input/output current
crystal voltage
-
100
mA
V
on XTAL1, XTAL2 pin to VSS
except XTAL1, XTAL2 to VSS
-
VDD + 0.5
+5.5
Vn
voltage on any other pin
−0.5
V
Ptot(pack)
total power dissipation (per package) based on package heat
transfer, not device power
-
1.5
W
consumption
[1] The following applies to Table 10:
a) This product includes circuitry specifically designed for the protection of its internal devices from the damaging effects of excessive
static charge. Nonetheless, it is suggested that conventional precautions be taken to avoid applying greater than the rated
maximum.
b) Parameters are valid over ambient temperature range unless otherwise specified. All voltages are with respect to VSS unless
otherwise noted.
P89LPC933_934_935_936
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2011. All rights reserved.
Product data sheet
Rev. 8 — 12 January 2011
56 of 77
P89LPC933/934/935/936
NXP Semiconductors
8-bit microcontroller with accelerated two-clock 80C51 core
11. Static characteristics
Table 11. Static characteristics
VDD = 2.4 V to 3.6 V unless otherwise specified.
Tamb = −40 °C to +85 °C for industrial, −40 °C to +125 °C for extended, unless otherwise specified.
Symbol
Parameter
Conditions
Min
Typ[1]
11
Max
18
23
5
Unit
mA
mA
mA
mA
μA
[2]
[2]
[2]
[2]
[2]
IDD(oper)
operating supply current
VDD = 3.6 V; fosc = 12 MHz
VDD = 3.6 V; fosc = 18 MHz
VDD = 3.6 V; fosc = 12 MHz
VDD = 3.6 V; fosc = 18 MHz
-
-
-
-
-
14
IDD(idle)
Idle mode supply current
3.25
5
7
IDD(pd)
Power-down mode supply
current
VDD = 3.6 V; voltage
comparators powered
down
55
80
[3]
[3]
IDD(tpd)
total Power-down mode supply all devices except
-
-
1
-
5
μA
μA
current
P89LPC933HDH;
VDD = 3.6 V
P89LPC933HDH only;
25
VDD = 3.6 V
(dV/dt)r
(dV/dt)f
VPOR
VDDR
Vth(HL)
VIL
rise rate
of VDD
of VDD
-
-
2
mV/μs
fall rate
-
-
50
mV/μs
power-on reset voltage
data retention supply voltage
HIGH-LOW threshold voltage
LOW-level input voltage
LOW-HIGH threshold voltage
HIGH-level input voltage
hysteresis voltage
-
-
0.5
V
V
V
V
V
V
V
V
1.5
-
-
except SCL, SDA
SCL, SDA only
except SCL, SDA
SCL, SDA only
port 1
0.22VDD
0.4VDD
-
−0.5
-
0.3VDD
0.7VDD
5.5
Vth(LH)
VIH
-
0.6VDD
-
0.7VDD
Vhys
-
-
0.2VDD
0.6
-
[4]
VOL
LOW-level output voltage
IOL = 20 mA;
1.0
VDD = 2.4 V to 3.6 V
all ports, all modes except
high-Z
I
OL = 3.2 mA; VDD = 2.4 V
-
0.2
0.3
-
V
V
to 3.6 V all ports, all modes
except high-Z
VOH
HIGH-level output voltage
IOH = −20 μA;
VDD − 0.3
VDD − 0.2
VDD = 2.4 V to 3.6 V;
all ports,
quasi-bidirectional mode
IOH = −3.2 mA;
VDD − 0.7
VDD − 0.4
-
V
VDD = 2.4 V to 3.6 V;
all ports, push-pull mode
IOH = −10 mA; VDD = 3.6 V;
-
3.2
-
V
all ports, push-pull mode
Vxtal
Vn
crystal voltage
on XTAL1, XTAL2 pins;
with respect to VSS
−0.5
−0.5
-
-
-
-
+4.0
+5.5
15
V
[5]
[6]
voltage on any other pin
input capacitance
except XTAL1, XTAL2,
VDD; with respect to VSS
V
Ciss
pF
P89LPC933_934_935_936
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2011. All rights reserved.
Product data sheet
Rev. 8 — 12 January 2011
57 of 77
P89LPC933/934/935/936
NXP Semiconductors
8-bit microcontroller with accelerated two-clock 80C51 core
Table 11. Static characteristics …continued
VDD = 2.4 V to 3.6 V unless otherwise specified.
Tamb = −40 °C to +85 °C for industrial, −40 °C to +125 °C for extended, unless otherwise specified.
Symbol
IIL
Parameter
Conditions
Min
Typ[1]
Max
−80
Unit
μA
[7]
[8]
[9]
LOW-level input current
input leakage current
HIGH-LOW transition current
VI = 0.4 V
-
-
-
-
ILI
VI = VIL, VIH or Vth(HL)
-
±10
μA
ITHL
all ports; VI = 1.5 V at
−30
−450
μA
VDD = 3.6 V
RRST_N(int) internal pull-up resistance on
pin RST
10
-
-
30
kΩ
V
Vbo
brownout trip voltage
2.4 V < VDD < 3.6 V; with
BOV = 1, BOPD = 0
2.40
2.70
Vref(bg)
TCbg
band gap reference voltage
1.11
-
1.23
10
1.34
20
V
band gap temperature
coefficient
ppm/
°C
[1] Typical ratings are not guaranteed. The values listed are at room temperature, 3 V.
[2] The IDD(oper), IDD(idle), and IDD(pd) specifications are measured using an external clock with the following functions disabled: comparators,
real-time clock, and watchdog timer.
[3] The IDD(tpd) specification is measured using an external clock with the following functions disabled: comparators, real-time clock,
brownout detect, and watchdog timer.
[4] See Section 10 “Limiting values” for steady state (non-transient) limits on IOL or IOH. If IOL/IOH exceeds the test condition, VOL/VOH may
exceed the related specification.
[5] This specification can be applied to pins which have A/D input or analog comparator input functions when the pin is not being used for
those analog functions. When the pin is being used as an analog input pin, the maximum voltage on the pin must be limited to 4.0 V with
respect to VSS
.
[6] Pin capacitance is characterized but not tested.
[7] Measured with port in quasi-bidirectional mode.
[8] Measured with port in high-impedance mode.
[9] Port pins source a transition current when used in quasi-bidirectional mode and externally driven from logic 1 to logic 0. This current is
highest when VI is approximately 2 V.
P89LPC933_934_935_936
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2011. All rights reserved.
Product data sheet
Rev. 8 — 12 January 2011
58 of 77
P89LPC933/934/935/936
NXP Semiconductors
8-bit microcontroller with accelerated two-clock 80C51 core
11.1 IOH as a function of VOH
002aab098
002aab099
40
25
I
OH
I
OH
20
15
10
5
30
20
10
0
0
0
1
2
3
4
0
1
2
3
V
OH
V
OH
a. Tamb = 25 °C; VDD = 3.6 V; push-pull mode
Fig 24. IOH as a function of VOH (typical values)
b. Tamb = 25 °C; VDD = 2.6 V; push-pull mode
P89LPC933_934_935_936
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2011. All rights reserved.
Product data sheet
Rev. 8 — 12 January 2011
59 of 77
P89LPC933/934/935/936
NXP Semiconductors
8-bit microcontroller with accelerated two-clock 80C51 core
12. Dynamic characteristics
Table 12. Dynamic characteristics (12 MHz)
V
DD = 2.4 V to 3.6 V unless otherwise specified.
Tamb = −40 °C to +85 °C for industrial, −40 °C to +125 °C for extended, unless otherwise specified.[1][2]
Symbol
Parameter
Conditions
Variable clock
fosc = 12 MHz Unit
Min Max
7.189 7.557 MHz
Min
Max
7.557
520
fosc(RC)
fosc(WD)
internal RC oscillator frequency
7.189
320
internal watchdog oscillator
frequency
320
520 kHz
fosc
oscillator frequency
clock cycle time
0
83
0
12
-
-
-
-
-
-
-
MHz
ns
Tcy(clk)
fCLKLP
see Figure 27
P1.5/RST pin
low-power select clock
frequency
8
MHz
Glitch filter
tgr
glitch rejection time
-
-
50
15
-
-
50
15
ns
ns
any pin except
P1.5/RST
tsa
signal acceptance time
P1.5/RST pin
125
50
-
-
125
50
-
-
ns
ns
any pin except
P1.5/RST
External clock
tCHCX
tCLCX
tCLCH
tCHCL
clock HIGH time
see Figure 27
see Figure 27
see Figure 27
see Figure 27
33
33
-
Tcy(CLK) − tCLCX
33
33
-
-
-
ns
ns
ns
ns
clock LOW time
clock rise time
clock fall time
Tcy(CLK) − tCHCX
8
8
8
8
-
-
Shift register (UART mode 0)
TXLXL serial port clock cycle time
tQVXH
see Figure 25
16Tcy(CLK)
13Tcy(CLK)
-
-
1333
1083
-
-
ns
ns
output data set-up to clock rising see Figure 25
edge time
tXHQX
tXHDX
tXHDV
output data hold after clock
rising edge time
see Figure 25
-
-
Tcy(CLK) + 20
-
-
103 ns
input data hold after clock rising see Figure 25
edge time
0
-
0
-
ns
ns
input data valid to clock rising
edge time
see Figure 25
150
150
SPI interface
fSPI
SPI operating frequency
CCLK
slave
0
-
⁄
0
-
2.0 MHz
3.0 MHz
6
CCLK
master
⁄
4
TSPICYC
SPI cycle time
slave
see Figure 26, 28,
29, 30
6
⁄
-
-
500
333
-
-
ns
ns
CCLK
4
master
⁄
CCLK
tSPILEAD
SPI enable lead time
slave
see Figure 29, 30
250
-
250
-
ns
P89LPC933_934_935_936
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2011. All rights reserved.
Product data sheet
Rev. 8 — 12 January 2011
60 of 77
P89LPC933/934/935/936
NXP Semiconductors
8-bit microcontroller with accelerated two-clock 80C51 core
Table 12. Dynamic characteristics (12 MHz) …continued
VDD = 2.4 V to 3.6 V unless otherwise specified.
Tamb = −40 °C to +85 °C for industrial, −40 °C to +125 °C for extended, unless otherwise specified.[1][2]
Symbol
Parameter
Conditions
Variable clock
fosc = 12 MHz Unit
Min
Max
Min
Max
tSPILAG
SPI enable lag time
slave
see Figure 29, 30
250
-
250
-
ns
tSPICLKH
SPICLK HIGH time
master
see Figure 26, 28,
29, 30
2
3
⁄
-
-
165
250
-
-
ns
ns
CCLK
slave
⁄
CCLK
tSPICLKL
SPICLK LOW time
master
see Figure 26, 28,
29, 30
2
3
⁄
-
-
165
250
-
-
ns
ns
CCLK
slave
⁄
CCLK
tSPIDSU
tSPIDH
tSPIA
SPI data set-up time
master or slave
SPI data hold time
master or slave
SPI access time
slave
see Figure 26, 28,
29, 30
100
100
0
-
100
100
0
-
-
ns
ns
see Figure 26, 28,
29, 30
-
see Figure 29, 30
120
240
120 ns
240 ns
tSPIDIS
SPI disable time
slave
see Figure 29, 30
0
-
tSPIDV
SPI enable to output data valid see Figure 26, 28,
time
29, 30
slave
-
-
240
167
-
-
-
240 ns
167 ns
master
tSPIOH
tSPIR
SPI output data hold time
see Figure 26, 28,
29, 30
0
0
-
ns
SPI rise time
see Figure 26, 28,
29, 30
SPI outputs
-
-
100
-
-
100 ns
2000 ns
(SPICLK, MOSI, MISO)
SPI inputs
2000
(SPICLK, MOSI, MISO, SS)
tSPIF
SPI fall time
see Figure 26, 28,
29, 30
SPI outputs
-
-
100
-
-
100 ns
2000 ns
(SPICLK, MOSI, MISO)
SPI inputs
2000
(SPICLK, MOSI, MISO, SS)
[1] Parameters are valid over ambient temperature range unless otherwise specified.
[2] Parts are tested to 2 MHz, but are guaranteed to operate down to 0 Hz.
P89LPC933_934_935_936
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2011. All rights reserved.
Product data sheet
Rev. 8 — 12 January 2011
61 of 77
P89LPC933/934/935/936
NXP Semiconductors
8-bit microcontroller with accelerated two-clock 80C51 core
Table 13. Dynamic characteristics (18 MHz)
VDD = 3.0 V to 3.6 V unless otherwise specified.
T
amb = −40 °C to +85 °C for industrial, −40 °C to +125 °C for extended, unless otherwise specified.[1][2]
Symbol
Parameter
Conditions
Variable clock
fosc = 18 MHz Unit
Min Max
7.189 7.557 MHz
Min
Max
7.557
520
fosc(RC)
fosc(WD)
internal RC oscillator frequency
7.189
320
internal watchdog oscillator
frequency
320
520 kHz
fosc
oscillator frequency
clock cycle
0
55
0
18
-
-
-
-
-
-
-
MHz
ns
Tcy(CLK)
fCLKLP
see Figure 27
P1.5/RST pin
low-power select clock
frequency
8
MHz
Glitch filter
tgr
glitch rejection time
-
-
50
15
-
-
50
15
ns
ns
any pin except
P1.5/RST
tsa
signal acceptance time
P1.5/RST pin
125
50
-
-
125
50
-
-
ns
ns
any pin except
P1.5/RST
External clock
tCHCX
tCLCX
tCLCH
tCHCL
clock HIGH time
see Figure 27
see Figure 27
see Figure 27
see Figure 27
22
22
-
Tcy(CLK) − tCLCX
22
22
-
-
-
ns
ns
ns
ns
clock LOW time
clock rise time
clock fall time
Tcy(CLK) − tCHCX
5
5
5
5
-
-
Shift register (UART mode 0)
TXLXL serial port clock cycle time
tQVXH
see Figure 25
see Figure 25
16Tcy(CLK)
13Tcy(CLK)
-
-
888
722
-
-
ns
ns
output data set-up to clock
rising edge time
tXHQX
tXHDX
tXHDV
output data hold after clock
rising edge time
see Figure 25
-
-
Tcy(CLK) + 20
-
-
75
0
ns
ns
ns
input data hold after clock rising see Figure 25
edge time
0
-
input data valid to clock rising
edge time
see Figure 25
150
150
-
SPI interface
fSPI
SPI operating frequency
CCLK
slave
0
-
⁄
0
-
3.0 MHz
4.5 MHz
6
CCLK
master
⁄
4
TSPICYC
SPI cycle time
slave
see Figure 26, 28,
29, 30
6
⁄
-
-
333
222
-
-
ns
ns
CCLK
4
master
⁄
CCLK
tSPILEAD
SPI enable lead time
slave
see Figure 29, 30
see Figure 29, 30
250
250
-
-
250
250
-
-
ns
ns
tSPILAG
SPI enable lag time
slave
P89LPC933_934_935_936
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2011. All rights reserved.
Product data sheet
Rev. 8 — 12 January 2011
62 of 77
P89LPC933/934/935/936
NXP Semiconductors
8-bit microcontroller with accelerated two-clock 80C51 core
Table 13. Dynamic characteristics (18 MHz) …continued
VDD = 3.0 V to 3.6 V unless otherwise specified.
Tamb = −40 °C to +85 °C for industrial, −40 °C to +125 °C for extended, unless otherwise specified.[1][2]
Symbol
Parameter
Conditions
Variable clock
fosc = 18 MHz Unit
Min
Max
Min
Max
tSPICLKH
SPICLK HIGH time
master
see Figure 26, 28,
29, 30
2
3
⁄
⁄
-
-
111
167
-
-
ns
ns
CCLK
slave
CCLK
tSPICLKL
SPICLK LOW time
master
see Figure 26, 28,
29, 30
2
3
⁄
⁄
-
-
111
167
-
-
ns
ns
CCLK
slave
CCLK
tSPIDSU
tSPIDH
tSPIA
SPI data set-up time
master or slave
SPI data hold time
master or slave
SPI access time
slave
see Figure 26, 28,
29, 30
100
100
0
-
-
100
100
0
-
-
ns
ns
ns
see Figure 26, 28,
29, 30
see Figure 29, 30
80
160
80
tSPIDIS
SPI disable time
slave
see Figure 29, 30
0
-
160 ns
tSPIDV
SPI enable to output data valid see Figure 26, 28,
time
29, 30
slave
-
-
160
111
-
-
-
160 ns
111 ns
master
tSPIOH
tSPIR
SPI output data hold time
see Figure 26, 28,
29, 30
0
0
-
ns
SPI rise time
see Figure 26, 28,
29, 30
SPI outputs
-
-
100
-
-
100 ns
2000 ns
(SPICLK, MOSI, MISO)
SPI inputs
2000
(SPICLK, MOSI, MISO, SS)
tSPIF
SPI fall time
see Figure 26, 28,
29, 30
SPI outputs
-
-
100
-
-
100 ns
2000 ns
(SPICLK, MOSI, MISO)
SPI inputs
2000
(SPICLK, MOSI, MISO, SS)
[1] Parameters are valid over ambient temperature range unless otherwise specified.
[2] Parts are tested to 2 MHz, but are guaranteed to operate down to 0 Hz.
P89LPC933_934_935_936
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2011. All rights reserved.
Product data sheet
Rev. 8 — 12 January 2011
63 of 77
P89LPC933/934/935/936
NXP Semiconductors
8-bit microcontroller with accelerated two-clock 80C51 core
12.1 Waveforms
T
XLXL
clock
t
XHQX
1
t
QVXH
output data
write to SBUF
input data
0
2
3
4
5
6
7
t
XHDX
set TI
valid
t
XHDV
valid
valid
valid
valid
valid
valid
valid
clear RI
set RI
002aaa906
Fig 25. Shift register mode timing
SS
T
SPICYC
t
t
SPIF
SPIR
t
SPICLKL
t
SPICLKH
SPICLK
(CPOL = 0)
(output)
t
t
SPIF
SPIR
t
SPICLKL
t
SPICLKH
SPICLK
(CPOL = 1)
(output)
t
t
SPIDH
SPIDSU
MISO
(input)
LSB/MSB in
MSB/LSB in
t
t
t
SPIDV
SPIDV
SPIOH
t
t
SPIR
MOSI
SPIF
(output)
master MSB/LSB out
master LSB/MSB out
002aaa908
Fig 26. SPI master timing (CPHA = 0)
t
CHCX
t
t
t
CHCL
CLCX
CLCH
T
cy(clk)
002aaa907
Fig 27. External clock timing (with an amplitude of at least Vi(RMS) = 200 mV)
P89LPC933_934_935_936
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2011. All rights reserved.
Product data sheet
Rev. 8 — 12 January 2011
64 of 77
P89LPC933/934/935/936
NXP Semiconductors
8-bit microcontroller with accelerated two-clock 80C51 core
SS
T
SPICYC
t
t
SPIR
SPIF
t
SPICLKL
t
SPICLKH
SPICLK
(CPOL = 0)
(output)
t
t
SPIR
SPIF
t
SPICLKL
t
SPICLK
(CPOL = 1)
(output)
SPICLKH
t
t
SPIDH
SPIDSU
MISO
(input)
LSB/MSB in
MSB/LSB in
t
t
t
SPIDV
SPIDV
SPIOH
t
t
SPIR
SPIF
MOSI
(output)
master MSB/LSB out
master LSB/MSB out
002aaa909
Fig 28. SPI master timing (CPHA = 1)
SS
t
t
SPIR
SPIF
T
SPICYC
t
t
SPIR
t
SPIF
t
SPILAG
SPILEAD
t
SPICLKL
t
SPICLKH
SPICLK
(CPOL = 0)
(input)
t
t
SPIR
SPIF
t
SPICLKL
t
SPICLK
(CPOL = 1)
(input)
SPICLKH
t
t
SPIOH
t
t
SPIDIS
t
SPIOH
SPIOH
SPIA
t
t
SPIDV
SPIDV
MISO
(output)
slave MSB/LSB out
slave LSB/MSB out
not defined
t
t
t
t
t
SPIDH
SPIDSU
SPIDH
SPIDSU
SPIDSU
MOSI
(input)
MSB/LSB in
LSB/MSB in
002aaa910
Fig 29. SPI slave timing (CPHA = 0)
P89LPC933_934_935_936
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2011. All rights reserved.
Product data sheet
Rev. 8 — 12 January 2011
65 of 77
P89LPC933/934/935/936
NXP Semiconductors
8-bit microcontroller with accelerated two-clock 80C51 core
SS
t
t
SPIF
SPIR
T
SPICYC
t
t
SPIR
SPIF
t
t
SPILAG
t
SPILEAD
SPICLKL
t
SPICLKH
SPICLK
(CPOL = 0)
(input)
t
t
SPIR
SPIF
t
SPICLKL
SPICLK
(CPOL = 1)
(input)
t
SPICLKH
t
t
t
SPIOH
SPIOH
SPIOH
t
t
t
t
SPIDIS
SPIDV
SPIDV
SPIDV
t
SPIA
MISO
(output)
slave LSB/MSB out
slave MSB/LSB out
not defined
t
t
t
t
SPIDH
SPIDSU
SPIDH
SPIDSU
MOSI
(input)
MSB/LSB in
LSB/MSB in
002aaa911
Fig 30. SPI slave timing (CPHA = 1)
12.2 ISP entry mode
Table 14. Dynamic characteristics, ISP entry mode
VDD = 2.4 V to 3.6 V, unless otherwise specified.
Tamb = −40 °C to +85 °C for industrial, −40 °C to +125 °C for extended, unless otherwise specified.
Symbol
tVR
Parameter
Conditions
Min
50
1
Typ
Max
Unit
μs
RST delay from VDD active time
RST HIGH time
-
-
-
-
tRH
32
-
μs
tRL
RST LOW time
1
μs
V
DD
t
VR
t
RH
RST
t
RL
002aaa912
Fig 31. ISP entry timing
P89LPC933_934_935_936
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2011. All rights reserved.
Product data sheet
Rev. 8 — 12 January 2011
66 of 77
P89LPC933/934/935/936
NXP Semiconductors
8-bit microcontroller with accelerated two-clock 80C51 core
13. Other characteristics
13.1 Comparator electrical characteristics
Table 15. Comparator electrical characteristics
DD = 2.4 V to 3.6 V, unless otherwise specified.
Tamb = −40 °C to +85 °C for industrial, −40 °C to +125 °C for extended, unless otherwise specified.
V
Symbol
VIO
Parameter
Conditions
Min
Typ
Max
±20
Unit
mV
V
input offset voltage
-
0
-
-
VIC
common-mode input voltage
common-mode rejection ratio
total response time
-
VDD − 0.3
−50
[1]
CMRR
tres(tot)
t(CE-OV)
ILI
-
dB
ns
-
250
500
chip enable to output valid time
input leakage current
-
-
-
10
μs
0 < VI < VDD
-
±10
μA
[1] This parameter is characterized, but not tested in production.
P89LPC933_934_935_936
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2011. All rights reserved.
Product data sheet
Rev. 8 — 12 January 2011
67 of 77
P89LPC933/934/935/936
NXP Semiconductors
8-bit microcontroller with accelerated two-clock 80C51 core
13.2 ADC electrical characteristics
Table 16. ADC electrical characteristics
VDD = 2.4 V to 3.6 V, unless otherwise specified.
Tamb = −40 °C to +85 °C for industrial, −40 °C to +125 °C for extended, unless otherwise specified.
All limits valid for an external source impedance of less than 10 kΩ.
Symbol
VIA
Parameter
Conditions
Min
Typ
Max
VDD +0.2
15
Unit
V
analog input voltage
input capacitance
differential linearity error
integral non-linearity
offset error
VSS −0.2
-
-
-
-
-
-
-
-
-
-
-
-
Ciss
-
pF
ED
-
±1
LSB
LSB
LSB
%
EL(adj)
EO
-
±1
-
±2
EG
gain error
-
±1
Eu(tot)
MCTC
αct(port)
SRin
Tcy(ADC)
tADC
total unadjusted error
channel-to-channel matching
crosstalk between port inputs
input slew rate
-
±2
LSB
LSB
dB
-
±1
0 kHz to 100 kHz
A/D enabled
-
−60
100
2000
-
V/ms
ns
ADC clock cycle time
ADC conversion time
111
-
13Tcy(ADC) ns
P89LPC933_934_935_936
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2011. All rights reserved.
Product data sheet
Rev. 8 — 12 January 2011
68 of 77
P89LPC933/934/935/936
NXP Semiconductors
8-bit microcontroller with accelerated two-clock 80C51 core
14. Package outline
PLCC28: plastic leaded chip carrier; 28 leads
SOT261-2
e
e
D
E
y
X
A
b
p
25
19
b
1
Z
E
18
26
w
M
28
1
H
E
E
pin 1 index
e
A
A
1
A
4
12
4
β
(A )
3
k
5
11
L
p
v
M
A
Z
e
D
detail X
D
H
B
v
M
B
D
0
5
10 mm
scale
DIMENSIONS (mm dimensions are derived from the original inch dimensions)
(1)
(1)
A
A
Z
Z
E
4
1
(1)
(1)
D
b
b
A
A
D
E
e
e
e
H
H
k
L
p
v
w
y
UNIT
mm
β
1
p
3
D
E
D
E
max.
min.
max. max.
4.57
4.19
0.81 11.58 11.58
0.66 11.43 11.43
10.92 10.92 12.57 12.57 1.22 1.44
9.91 9.91 12.32 12.32 1.07 1.02
0.53
0.33
0.51 0.25 3.05
0.02 0.01 0.12
1.27
0.05
0.18 0.18
0.1
2.16 2.16
o
45
0.180
0.165
0.032 0.456 0.456
0.026 0.450 0.450
0.43 0.43 0.495 0.495 0.048 0.057
0.39 0.39 0.485 0.485 0.042 0.040
0.021
0.013
inches
0.007 0.007 0.004 0.085 0.085
Note
1. Plastic or metal protrusions of 0.25 mm (0.01 inch) maximum per side are not included.
REFERENCES
OUTLINE
EUROPEAN
PROJECTION
ISSUE DATE
VERSION
IEC
JEDEC
JEITA
99-12-27
01-11-15
SOT261-2
112E08
MS-018
EDR-7319
Fig 32. Package outline SOT261-2 (PLCC28)
P89LPC933_934_935_936
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2011. All rights reserved.
Product data sheet
Rev. 8 — 12 January 2011
69 of 77
P89LPC933/934/935/936
NXP Semiconductors
8-bit microcontroller with accelerated two-clock 80C51 core
TSSOP28: plastic thin shrink small outline package; 28 leads; body width 4.4 mm
SOT361-1
D
E
A
X
c
H
v
M
y
A
E
Z
15
28
Q
A
2
(A )
3
A
A
pin 1 index
1
θ
L
p
L
1
14
detail X
w
M
b
p
e
0
2.5
5 mm
scale
DIMENSIONS (mm are the original dimensions)
A
(1)
(2)
(1)
UNIT
A
A
A
b
c
D
E
e
H
L
L
p
Q
v
w
y
Z
θ
1
2
3
p
E
max.
8o
0o
0.15
0.05
0.95
0.80
0.30
0.19
0.2
0.1
9.8
9.6
4.5
4.3
6.6
6.2
0.75
0.50
0.4
0.3
0.8
0.5
mm
1.1
0.65
0.25
1
0.2
0.13
0.1
Notes
1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.
REFERENCES
OUTLINE
EUROPEAN
PROJECTION
ISSUE DATE
VERSION
IEC
JEDEC
JEITA
99-12-27
03-02-19
SOT361-1
MO-153
Fig 33. Package outline SOT361-1 (TSSOP28)
P89LPC933_934_935_936
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2011. All rights reserved.
Product data sheet
Rev. 8 — 12 January 2011
70 of 77
P89LPC933/934/935/936
NXP Semiconductors
8-bit microcontroller with accelerated two-clock 80C51 core
HVQFN28: plastic thermal enhanced very thin quad flat package; no leads;
28 terminals; body 6 x 6 x 0.85 mm
SOT788-1
D
B
A
terminal 1
index area
A
A
1
E
c
detail X
C
e
1
y
y
e
v
M
M
C
1
b
C
C
A B
8
14
w
L
7
15
e
e
E
2
h
21
1
terminal 1
index area
28
22
X
D
h
0
2.5
5 mm
scale
DIMENSIONS (mm are the original dimensions)
(1)
A
(1)
(1)
UNIT
A
b
c
E
e
e
1
e
y
D
D
E
L
v
w
y
1
1
h
2
h
max.
0.05 0.35
0.00 0.25
6.1 4.25 6.1 4.25
5.9 3.95 5.9 3.95
0.75
0.50
mm
0.2
0.05 0.1
1
0.65
3.9
3.9
0.1 0.05
Note
1. Plastic or metal protrusions of 0.075 mm maximum per side are not included.
REFERENCES
OUTLINE
EUROPEAN
PROJECTION
ISSUE DATE
VERSION
IEC
JEDEC
JEITA
SOT788-1
- - -
MO-220
- - -
02-10-22
Fig 34. Package outline SOT788-1 (HVQFN28)
P89LPC933_934_935_936
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2011. All rights reserved.
Product data sheet
Rev. 8 — 12 January 2011
71 of 77
P89LPC933/934/935/936
NXP Semiconductors
8-bit microcontroller with accelerated two-clock 80C51 core
15. Abbreviations
Table 17. Acronym list
Acronym
A/D
Description
Analog to Digital
CPU
Central Processing Unit
DAC
Digital to Analog Converter
Erasable Programmable Read-Only Memory
Electrically Erasable Programmable Read-Only Memory
Electro-Magnetic Interference
Light Emitting Diode
EPROM
EEPROM
EMI
LED
PWM
RAM
RC
Pulse Width Modulator
Random Access Memory
Resistance-Capacitance
RTC
Real-Time Clock
SAR
Successive Approximation Register
Special Function Register
SFR
SPI
Serial Peripheral Interface
UART
Universal Asynchronous Receiver/Transmitter
P89LPC933_934_935_936
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2011. All rights reserved.
Product data sheet
Rev. 8 — 12 January 2011
72 of 77
P89LPC933/934/935/936
NXP Semiconductors
8-bit microcontroller with accelerated two-clock 80C51 core
16. Revision history
Table 18. Revision history
Document ID
Release
date
Data sheet status
Change notice Supersedes
- P89LPC933_934_ 935_936 v.7
P89LPC933_934_ 935_936 v.8 20110112
Modifications:
Product data sheet
• Table 10 “Limiting values”: Changed Vn max to 5.5 V.
• Table 11 “Static characteristics”: Added VPOR
.
• Table 16 “ADC electrical characteristics”: Corrected VIA max.
• Section 8.16 “Reset”: Added sentence “When this pin functions as a reset input....”
P89LPC933_934_ 935_936 v.7 20081126
P89LPC933_934_ 935_936 v.6 20050620
P89LPC933_934_ 935_936 v.5 20041103
Product data sheet
Product data sheet
Product data sheet
Objective data
-
-
-
-
P89LPC933_934_ 935_936 v.6
P89LPC933_934_ 935_936 v.5
P89LPC933_934_ 935 v.4
P89LPC933_934_ 935 v.3
P89LPC933_934_ 935 v.4
20040209
P89LPC933_934_935_936
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2011. All rights reserved.
Product data sheet
Rev. 8 — 12 January 2011
73 of 77
P89LPC933/934/935/936
NXP Semiconductors
8-bit microcontroller with accelerated two-clock 80C51 core
17. Legal information
17.1 Data sheet status
Document status[1][2]
Product status[3]
Development
Definition
Objective [short] data sheet
This document contains data from the objective specification for product development.
This document contains data from the preliminary specification.
This document contains the product specification.
Preliminary [short] data sheet Qualification
Product [short] data sheet Production
[1]
[2]
[3]
Please consult the most recently issued document before initiating or completing a design.
The term ‘short data sheet’ is explained in section “Definitions”.
The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status
information is available on the Internet at URL http://www.nxp.com.
malfunction of an NXP Semiconductors product can reasonably be expected
17.2 Definitions
to result in personal injury, death or severe property or environmental
damage. NXP Semiconductors accepts no liability for inclusion and/or use of
NXP Semiconductors products in such equipment or applications and
therefore such inclusion and/or use is at the customer’s own risk.
Draft — The document is a draft version only. The content is still under
internal review and subject to formal approval, which may result in
modifications or additions. NXP Semiconductors does not give any
representations or warranties as to the accuracy or completeness of
information included herein and shall have no liability for the consequences of
use of such information.
Applications — Applications that are described herein for any of these
products are for illustrative purposes only. NXP Semiconductors makes no
representation or warranty that such applications will be suitable for the
specified use without further testing or modification.
Short data sheet — A short data sheet is an extract from a full data sheet
with the same product type number(s) and title. A short data sheet is intended
for quick reference only and should not be relied upon to contain detailed and
full information. For detailed and full information see the relevant full data
sheet, which is available on request via the local NXP Semiconductors sales
office. In case of any inconsistency or conflict with the short data sheet, the
full data sheet shall prevail.
Customers are responsible for the design and operation of their applications
and products using NXP Semiconductors products, and NXP Semiconductors
accepts no liability for any assistance with applications or customer product
design. It is customer’s sole responsibility to determine whether the NXP
Semiconductors product is suitable and fit for the customer’s applications and
products planned, as well as for the planned application and use of
customer’s third party customer(s). Customers should provide appropriate
design and operating safeguards to minimize the risks associated with their
applications and products.
Product specification — The information and data provided in a Product
data sheet shall define the specification of the product as agreed between
NXP Semiconductors and its customer, unless NXP Semiconductors and
customer have explicitly agreed otherwise in writing. In no event however,
shall an agreement be valid in which the NXP Semiconductors product is
deemed to offer functions and qualities beyond those described in the
Product data sheet.
NXP Semiconductors does not accept any liability related to any default,
damage, costs or problem which is based on any weakness or default in the
customer’s applications or products, or the application or use by customer’s
third party customer(s). Customer is responsible for doing all necessary
testing for the customer’s applications and products using NXP
Semiconductors products in order to avoid a default of the applications and
the products or of the application or use by customer’s third party
customer(s). NXP does not accept any liability in this respect.
17.3 Disclaimers
Limiting values — Stress above one or more limiting values (as defined in
the Absolute Maximum Ratings System of IEC 60134) will cause permanent
damage to the device. Limiting values are stress ratings only and (proper)
operation of the device at these or any other conditions above those given in
the Recommended operating conditions section (if present) or the
Characteristics sections of this document is not warranted. Constant or
repeated exposure to limiting values will permanently and irreversibly affect
the quality and reliability of the device.
Limited warranty and liability — Information in this document is believed to
be accurate and reliable. However, NXP Semiconductors does not give any
representations or warranties, expressed or implied, as to the accuracy or
completeness of such information and shall have no liability for the
consequences of use of such information.
In no event shall NXP Semiconductors be liable for any indirect, incidental,
punitive, special or consequential damages (including - without limitation - lost
profits, lost savings, business interruption, costs related to the removal or
replacement of any products or rework charges) whether or not such
damages are based on tort (including negligence), warranty, breach of
contract or any other legal theory.
Terms and conditions of commercial sale — NXP Semiconductors
products are sold subject to the general terms and conditions of commercial
sale, as published at http://www.nxp.com/profile/terms, unless otherwise
agreed in a valid written individual agreement. In case an individual
agreement is concluded only the terms and conditions of the respective
agreement shall apply. NXP Semiconductors hereby expressly objects to
applying the customer’s general terms and conditions with regard to the
purchase of NXP Semiconductors products by customer.
Notwithstanding any damages that customer might incur for any reason
whatsoever, NXP Semiconductors’ aggregate and cumulative liability towards
customer for the products described herein shall be limited in accordance
with the Terms and conditions of commercial sale of NXP Semiconductors.
Right to make changes — NXP Semiconductors reserves the right to make
changes to information published in this document, including without
limitation specifications and product descriptions, at any time and without
notice. This document supersedes and replaces all information supplied prior
to the publication hereof.
No offer to sell or license — Nothing in this document may be interpreted or
construed as an offer to sell products that is open for acceptance or the grant,
conveyance or implication of any license under any copyrights, patents or
other industrial or intellectual property rights.
Export control — This document as well as the item(s) described herein
may be subject to export control regulations. Export might require a prior
authorization from national authorities.
Suitability for use — NXP Semiconductors products are not designed,
authorized or warranted to be suitable for use in life support, life-critical or
safety-critical systems or equipment, nor in applications where failure or
P89LPC933_934_935_936
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2011. All rights reserved.
Product data sheet
Rev. 8 — 12 January 2011
74 of 77
P89LPC933/934/935/936
NXP Semiconductors
8-bit microcontroller with accelerated two-clock 80C51 core
Non-automotive qualified products — Unless this data sheet expressly
states that this specific NXP Semiconductors product is automotive qualified,
the product is not suitable for automotive use. It is neither qualified nor tested
in accordance with automotive testing or application requirements. NXP
Semiconductors accepts no liability for inclusion and/or use of
own risk, and (c) customer fully indemnifies NXP Semiconductors for any
liability, damages or failed product claims resulting from customer design and
use of the product for automotive applications beyond NXP Semiconductors’
standard warranty and NXP Semiconductors’ product specifications.
non-automotive qualified products in automotive equipment or applications.
17.4 Trademarks
Notice: All referenced brands, product names, service names and trademarks
are the property of their respective owners.
In the event that customer uses the product for design-in and use in
automotive applications to automotive specifications and standards, customer
(a) shall use the product without NXP Semiconductors’ warranty of the
product for such automotive applications, use and specifications, and (b)
whenever customer uses the product for automotive applications beyond
NXP Semiconductors’ specifications such use shall be solely at customer’s
I2C-bus — logo is a trademark of NXP B.V.
18. Contact information
For more information, please visit: http://www.nxp.com
For sales office addresses, please send an email to: salesaddresses@nxp.com
P89LPC933_934_935_936
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2011. All rights reserved.
Product data sheet
Rev. 8 — 12 January 2011
75 of 77
P89LPC933/934/935/936
NXP Semiconductors
8-bit microcontroller with accelerated two-clock 80C51 core
19. Contents
1
General description. . . . . . . . . . . . . . . . . . . . . . 1
8.15.3
8.16
8.16.1
8.17
8.17.1
8.17.2
8.17.3
8.17.4
8.17.5
8.17.6
8.18
Total Power-down mode . . . . . . . . . . . . . . . . 33
Reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33
Reset vector. . . . . . . . . . . . . . . . . . . . . . . . . . 33
Timers/counters 0 and 1 . . . . . . . . . . . . . . . . 34
Mode 0. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34
Mode 1. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34
Mode 2. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34
Mode 3. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34
Mode 6. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34
Timer overflow toggle output . . . . . . . . . . . . . 34
RTC/system timer . . . . . . . . . . . . . . . . . . . . . 34
CCU (P89LPC935/936) . . . . . . . . . . . . . . . . . 35
CCU clock . . . . . . . . . . . . . . . . . . . . . . . . . . . 35
CCUCLK prescaling. . . . . . . . . . . . . . . . . . . . 35
Basic timer operation . . . . . . . . . . . . . . . . . . . 35
Output compare . . . . . . . . . . . . . . . . . . . . . . . 35
Input capture . . . . . . . . . . . . . . . . . . . . . . . . . 35
PWM operation . . . . . . . . . . . . . . . . . . . . . . . 36
Alternating output mode. . . . . . . . . . . . . . . . . 37
PLL operation. . . . . . . . . . . . . . . . . . . . . . . . . 37
CCU interrupts . . . . . . . . . . . . . . . . . . . . . . . . 38
UART . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38
Mode 0. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38
Mode 1. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39
Mode 2. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39
Mode 3. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39
Baud rate generator and selection. . . . . . . . . 39
Framing error . . . . . . . . . . . . . . . . . . . . . . . . . 39
Break detect. . . . . . . . . . . . . . . . . . . . . . . . . . 40
Double buffering. . . . . . . . . . . . . . . . . . . . . . . 40
Transmit interrupts with double
2
2.1
2.2
Features and benefits . . . . . . . . . . . . . . . . . . . . 1
Principal features . . . . . . . . . . . . . . . . . . . . . . . 1
Additional features . . . . . . . . . . . . . . . . . . . . . . 2
3
Product comparison overview . . . . . . . . . . . . . 3
Ordering information. . . . . . . . . . . . . . . . . . . . . 3
Ordering options. . . . . . . . . . . . . . . . . . . . . . . . 3
Block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . 4
4
4.1
5
6
6.1
6.2
Pinning information. . . . . . . . . . . . . . . . . . . . . . 5
Pinning . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5
Pin description . . . . . . . . . . . . . . . . . . . . . . . . . 7
8.19
8.19.1
8.19.2
8.19.3
8.19.4
8.19.5
8.19.6
8.19.7
8.19.8
8.19.9
8.20
8.20.1
8.20.2
8.20.3
8.20.4
8.20.5
8.20.6
8.20.7
8.20.8
8.20.9
7
Logic symbols . . . . . . . . . . . . . . . . . . . . . . . . . 11
8
8.1
8.2
8.3
8.3.1
8.3.2
8.3.3
8.3.4
8.3.5
8.3.6
8.4
Functional description . . . . . . . . . . . . . . . . . . 12
Special function registers . . . . . . . . . . . . . . . . 12
Enhanced CPU. . . . . . . . . . . . . . . . . . . . . . . . 24
Clocks. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24
Clock definitions . . . . . . . . . . . . . . . . . . . . . . . 24
CPU clock (OSCCLK). . . . . . . . . . . . . . . . . . . 24
Low speed oscillator option . . . . . . . . . . . . . . 24
Medium speed oscillator option . . . . . . . . . . . 24
High speed oscillator option . . . . . . . . . . . . . . 24
Clock output . . . . . . . . . . . . . . . . . . . . . . . . . . 24
On-chip RC oscillator option. . . . . . . . . . . . . . 25
Watchdog oscillator option . . . . . . . . . . . . . . . 25
External clock input option . . . . . . . . . . . . . . . 25
CCLK wake-up delay . . . . . . . . . . . . . . . . . . . 27
CCLK modification: DIVM register . . . . . . . . . 27
Low power select . . . . . . . . . . . . . . . . . . . . . . 27
Memory organization . . . . . . . . . . . . . . . . . . . 27
Data RAM arrangement . . . . . . . . . . . . . . . . . 28
Interrupts. . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28
External interrupt inputs . . . . . . . . . . . . . . . . . 28
I/O ports . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30
Port configurations . . . . . . . . . . . . . . . . . . . . . 30
8.5
8.6
8.7
8.8
8.9
8.10
8.11
8.12
8.12.1
8.13
8.13.1
buffering enabled (modes 1, 2 and 3) . . . . . . 40
8.20.10 The 9th bit (bit 8) in double
buffering (modes 1, 2 and 3) . . . . . . . . . . . . . 40
8.21
8.22
I2C-bus serial interface. . . . . . . . . . . . . . . . . . 41
SPI . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43
Typical SPI configurations . . . . . . . . . . . . . . . 44
Analog comparators. . . . . . . . . . . . . . . . . . . . 46
Internal reference voltage . . . . . . . . . . . . . . . 46
Comparator interrupt . . . . . . . . . . . . . . . . . . . 47
Comparators and power reduction modes. . . 47
Keypad interrupt. . . . . . . . . . . . . . . . . . . . . . . 47
Watchdog timer . . . . . . . . . . . . . . . . . . . . . . . 48
Additional features . . . . . . . . . . . . . . . . . . . . . 48
Software reset . . . . . . . . . . . . . . . . . . . . . . . . 48
Dual data pointers . . . . . . . . . . . . . . . . . . . . . 48
Data EEPROM (P89LPC935/936). . . . . . . . . 49
Flash program memory . . . . . . . . . . . . . . . . . 49
8.13.1.1 Quasi-bidirectional output configuration . . . . . 30
8.13.1.2 Open-drain output configuration. . . . . . . . . . . 30
8.13.1.3 Input-only configuration . . . . . . . . . . . . . . . . . 31
8.13.1.4 Push-pull output configuration . . . . . . . . . . . . 31
8.13.2
8.13.3
8.14
8.14.1
8.14.2
8.15
8.15.1
8.15.2
8.22.1
8.23
8.23.1
8.23.2
8.23.3
8.24
8.25
8.26
8.26.1
8.26.2
8.27
Port 0 analog functions. . . . . . . . . . . . . . . . . . 31
Additional port features. . . . . . . . . . . . . . . . . . 31
Power monitoring functions . . . . . . . . . . . . . . 31
Brownout detection. . . . . . . . . . . . . . . . . . . . . 32
Power-on detection. . . . . . . . . . . . . . . . . . . . . 32
Power reduction modes . . . . . . . . . . . . . . . . . 32
Idle mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32
Power-down mode . . . . . . . . . . . . . . . . . . . . . 32
8.28
continued >>
P89LPC933_934_935_936
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2011. All rights reserved.
Product data sheet
Rev. 8 — 12 January 2011
76 of 77
P89LPC933/934/935/936
NXP Semiconductors
8-bit microcontroller with accelerated two-clock 80C51 core
8.28.1
8.28.2
8.28.3
8.28.4
8.28.5
8.28.6
8.28.7
8.28.8
8.28.9
General description . . . . . . . . . . . . . . . . . . . . 49
17.4
18
Trademarks . . . . . . . . . . . . . . . . . . . . . . . . . . 75
Contact information . . . . . . . . . . . . . . . . . . . . 75
Contents. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 76
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 49
Flash organization . . . . . . . . . . . . . . . . . . . . . 50
Using flash as data storage . . . . . . . . . . . . . . 50
Flash programming and erasing. . . . . . . . . . . 50
In-circuit programming . . . . . . . . . . . . . . . . . . 50
In-application programming . . . . . . . . . . . . . . 50
ISP . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 51
Power-on reset code execution . . . . . . . . . . . 51
19
8.28.10 Hardware activation of the boot loader. . . . . . 52
8.29
8.30
User configuration bytes. . . . . . . . . . . . . . . . . 52
User sector security bytes . . . . . . . . . . . . . . . 52
9
9.1
9.2
9.3
A/D converter . . . . . . . . . . . . . . . . . . . . . . . . . . 52
General description . . . . . . . . . . . . . . . . . . . . 52
Features and benefits. . . . . . . . . . . . . . . . . . . 52
Block diagram. . . . . . . . . . . . . . . . . . . . . . . . . 53
A/D operating modes . . . . . . . . . . . . . . . . . . . 53
Fixed channel, single conversion mode . . . . . 53
Fixed channel, continuous conversion mode . 54
Auto scan, single conversion mode . . . . . . . . 54
Auto scan, continuous conversion mode . . . . 54
Dual channel, continuous conversion mode. . 54
Single step mode . . . . . . . . . . . . . . . . . . . . . . 54
Conversion start modes . . . . . . . . . . . . . . . . . 54
Timer triggered start . . . . . . . . . . . . . . . . . . . . 54
Start immediately . . . . . . . . . . . . . . . . . . . . . . 54
Edge triggered . . . . . . . . . . . . . . . . . . . . . . . . 55
Dual start immediately (P89LPC935/936) . . . 55
Boundary limits interrupt. . . . . . . . . . . . . . . . . 55
DAC output to a port pin with high output
9.4
9.4.1
9.4.2
9.4.3
9.4.4
9.4.5
9.4.6
9.5
9.5.1
9.5.2
9.5.3
9.5.4
9.6
9.7
impedance . . . . . . . . . . . . . . . . . . . . . . . . . . . 55
Clock divider. . . . . . . . . . . . . . . . . . . . . . . . . . 55
Power-down and Idle mode . . . . . . . . . . . . . . 55
9.8
9.9
10
Limiting values. . . . . . . . . . . . . . . . . . . . . . . . . 56
Static characteristics. . . . . . . . . . . . . . . . . . . . 57
IOH as a function of VOH . . . . . . . . . . . . . . . . . 59
11
11.1
12
12.1
12.2
Dynamic characteristics . . . . . . . . . . . . . . . . . 60
Waveforms . . . . . . . . . . . . . . . . . . . . . . . . . . . 64
ISP entry mode. . . . . . . . . . . . . . . . . . . . . . . . 66
13
13.1
13.2
Other characteristics. . . . . . . . . . . . . . . . . . . . 67
Comparator electrical characteristics . . . . . . . 67
ADC electrical characteristics. . . . . . . . . . . . . 68
14
15
16
Package outline . . . . . . . . . . . . . . . . . . . . . . . . 69
Abbreviations. . . . . . . . . . . . . . . . . . . . . . . . . . 72
Revision history. . . . . . . . . . . . . . . . . . . . . . . . 73
17
Legal information. . . . . . . . . . . . . . . . . . . . . . . 74
Data sheet status . . . . . . . . . . . . . . . . . . . . . . 74
Definitions. . . . . . . . . . . . . . . . . . . . . . . . . . . . 74
Disclaimers. . . . . . . . . . . . . . . . . . . . . . . . . . . 74
17.1
17.2
17.3
Please be aware that important notices concerning this document and the product(s)
described herein, have been included in section ‘Legal information’.
© NXP B.V. 2011.
All rights reserved.
For more information, please visit: http://www.nxp.com
For sales office addresses, please send an email to: salesaddresses@nxp.com
Date of release: 12 January 2011
Document identifier: P89LPC933_934_935_936
相关型号:
P89LPC933HDH
8-bit microcontroller with accelerated two-clock 80C51 core 4 kB/8 kB/16 kB 3 V byte-erasable flash with 8-bit ADCs
NXP
P89LPC933HDH,518
P89LPC933/934/935/936 - 8-bit microcontroller with accelerated two-clock 80C51 core 4 kB/8 kB/16 kB 3 V byte-erasable flash with 8-bit ADCs TSSOP2 28-Pin
NXP
P89LPC934
8-bit microcontroller with accelerated two-clock 80C51 core 4 kB/8 kB/16 kB 3 V byte-erasable Flash with 8-bit ADCs
NXP
P89LPC9341FDH
8-bit microcontroller with accelerated two-clock 80C51 core, 4 kB/8 kB/16 kB 3 V byte-erasable
NXP
P89LPC9341FDH,512
P89LPC9331/9341/9351/9361 - 8-bit microcontroller with accelerated two-clock 80C51 core, 4 kB/8 kB/16 kB 3 V byte-erasable flash with 8-bit ADCs TSSOP2 28-Pin
NXP
P89LPC934FDH
8-bit microcontroller with accelerated two-clock 80C51 core 4 kB/8 kB/16 kB 3 V byte-erasable Flash with 8-bit ADCs
NXP
P89LPC934FDH,529
P89LPC933/934/935/936 - 8-bit microcontroller with accelerated two-clock 80C51 core 4 kB/8 kB/16 kB 3 V byte-erasable flash with 8-bit ADCs TSSOP2 28-Pin
NXP
P89LPC934FDH-S
8-bit microcontroller with accelerated two-clock 80C51 core 4 kB/8 kB/16 kB 3 V byte-erasable flash with 8-bit ADCs - ADCs: one 4-ch 8-bit ADC + one 1-ch 8-bit DAC ; Clock type: 2-clk ; External interrupt: 3 ; Function: 8-bit 80C51 uController ; I/O pins: 26 ; Memory size: 8K kBits; Memory type: FLASH ; Number of pins: 28 ; Operating frequency: 0~12 MHz; Operating temperature: -40~+85 Cel; Power supply: 2.4~3.6V ; Program security: yes ; PWMs: 2 ch 8-bit res. ; RAM: 256 bytes; Reset active: Low ; Serial interface: UART/I2C/SPI ; Series: LPC900 family ; Special features: Byte-erasable Flash, 2
NXP
P89LPC935
8-bit microcontroller with accelerated two-clock 80C51 core 4 kB/8 kB/16 kB 3 V byte-erasable Flash with 8-bit ADCs
NXP
P89LPC9351
8-bit microcontroller with accelerated two-clock 80C51 core 8 kB 3 V byte-erasable flash with 8-bit ADC
NXP
P89LPC9351FA
8-bit microcontroller with accelerated two-clock 80C51 core 8 kB 3 V byte-erasable flash with 8-bit ADC
NXP
P89LPC9351FA,112
P89LPC9331/9341/9351/9361 - 8-bit microcontroller with accelerated two-clock 80C51 core, 4 kB/8 kB/16 kB 3 V byte-erasable flash with 8-bit ADCs LCC 28-Pin
NXP
©2020 ICPDF网 联系我们和版权申明