PCA9545AD,118 [NXP]
PCA9545A/45B/45C - 4-channel I²C-bus switch with interrupt logic and reset SOP 20-Pin;
| 型号： | PCA9545AD,118 |
| 厂家： | 
NXP |
| 描述： | PCA9545A/45B/45C - 4-channel I²C-bus switch with interrupt logic and reset SOP 20-Pin PC 光电二极管 逻辑集成电路 |
| 文件： | 总32页 (文件大小：301K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
PCA9545A/45B/45C
4-channel I2C-bus switch with interrupt logic and reset
Rev. 9 — 5 May 2014
Product data sheet
1. General description
The PCA9545A/45B/45C is a quad bidirectional translating switch controlled via the
I2C-bus. The SCL/SDA upstream pair fans out to four downstream pairs, or channels. Any
individual SCx/SDx channel or combination of channels can be selected, determined by
the contents of the programmable control register. Four interrupt inputs, INT0 to INT3, one
for each of the downstream pairs, are provided. One interrupt output, INT, acts as an AND
of the four interrupt inputs.
An active LOW reset input allows the PCA9545A/45B/45C to recover from a situation
where one of the downstream I2C-buses is stuck in a LOW state. Pulling the RESET pin
LOW resets the I2C-bus state machine and causes all the channels to be deselected as
does the internal power-on reset function.
The pass gates of the switches are constructed such that the VDD pin can be used to limit
the maximum high voltage which is passed by the PCA9545A/45B/45C. This allows the
use of different bus voltages on each pair, so that 1.8 V or 2.5 V or 3.3 V parts can
communicate with 5 V parts without any additional protection. External pull-up resistors
pull the bus up to the desired voltage level for each channel. All I/O pins are 5 V tolerant.
The PCA9545A, PCA9545B and PCA9545C are identical except for the fixed portion of
the slave address.
2. Features and benefits
1-of-4 bidirectional translating switches
I2C-bus interface logic; compatible with SMBus standards
4 active LOW interrupt inputs
Active LOW interrupt output
Active LOW reset input
2 address pins allowing up to 4 devices on the I2C-bus
Alternate address versions A, B and C allow up to a total of 12 devices on the bus for
larger systems or to resolve address conflicts
Channel selection via I2C-bus, in any combination
Power-up with all switch channels deselected
Low Ron switches
Allows voltage level translation between 1.8 V, 2.5 V, 3.3 V and 5 V buses
No glitch on power-up
Supports hot insertion
Low standby current
Operating power supply voltage range of 2.3 V to 5.5 V
PCA9545A/45B/45C
NXP Semiconductors
4-channel I2C-bus switch with interrupt logic and reset
5 V tolerant Inputs
0 Hz to 400 kHz clock frequency
ESD protection exceeds 2000 V HBM per JESD22-A114 and 1000 V CDM per
JESD22-C101
Latch-up protection exceeds 100 mA per JESD78
Three packages offered: SO20, TSSOP20, and HVQFN20
3. Ordering information
Table 1.
Ordering information
Type number
Topside
marking
Package
Name
Description
Version
PCA9545ABS
PCA9545AD
9545A
HVQFN20
plastic thermal enhanced very thin quad flat package;
no leads; 20 terminals; body 5 5 0.85 mm
SOT662-1
PCA9545AD
SO20
plastic small outline package; 20 leads;
body width 7.5 mm
SOT163-1
SOT360-1
PCA9545APW
PCA9545BPW
PCA9545CPW
PA9545A
PA9545B
PA9545C
TSSOP20
plastic thin shrink small outline package; 20 leads;
body width 4.4 mm
3.1 Ordering options
Table 2.
Ordering options
Type number
Orderable
Package
Packing method
Minimum Temperature range
part number
order
quantity
PCA9545ABS
PCA9545AD
PCA9545ABS,118
PCA9545AD,112
PCA9545AD,118
PCA9545APW,112
PCA9545APW,118
PCA9545BPW,118
PCA9545CPW,118
HVQFN20
SO20
Reel 13” Q1/T1
*standard mark SMD
6000
1520
2000
1875
2500
2500
2500
Tamb = 40 C to +85 C
Standard marking
* IC’s tube - DSC bulk pack
Tamb = 40 C to +85 C
Tamb = 40 C to +85 C
SO20
Reel 13” Q1/T1
*standard mark SMD
PCA9545APW
TSSOP20
TSSOP20
TSSOP20
TSSOP20
Standard marking
* IC’s tube - DSC bulk pack
Tamb = 40 C to +85 C
Reel 13” Q1/T1
*standard mark SMD
Tamb = 40 C to +85 C
Tamb = 40 C to +85 C
PCA9545BPW
PCA9545CPW
Reel 13” Q1/T1
*standard mark SMD
Reel 13” Q1/T1
Tamb = 40 C to +85 C
*standard mark SMD
PCA9545A_45B_45C
All information provided in this document is subject to legal disclaimers.
© NXP Semiconductors N.V. 2014. All rights reserved.
Product data sheet
Rev. 9 — 5 May 2014
2 of 32
PCA9545A/45B/45C
NXP Semiconductors
4-channel I2C-bus switch with interrupt logic and reset
4. Block diagram
PCA9545A/PCA9545B/PCA9545C
SC0
SC1
SC2
SC3
SD0
SD1
SD2
SD3
V
SS
SWITCH CONTROL LOGIC
V
DD
POWER-ON
RESET
RESET
SCL
SDA
A0
A1
2
INPUT
FILTER
I C-BUS
CONTROL
INT0
to
INT
INTERRUPT LOGIC
INT3
002aab168
Fig 1. Block diagram of PCA9545A/45B/45C
PCA9545A_45B_45C
All information provided in this document is subject to legal disclaimers.
© NXP Semiconductors N.V. 2014. All rights reserved.
Product data sheet
Rev. 9 — 5 May 2014
3 of 32
PCA9545A/45B/45C
NXP Semiconductors
4-channel I2C-bus switch with interrupt logic and reset
5. Pinning information
5.1 Pinning
1
2
3
4
5
6
7
8
9
20
19
18
17
16
15
14
13
12
11
1
2
20
19
18
17
16
15
14
13
12
11
A0
A1
V
A0
A1
V
DD
DD
SDA
SCL
INT
SDA
SCL
INT
3
RESET
INT0
SD0
RESET
INT0
SD0
4
PCA9545APW
PCA9545BPW
PCA9545CPW
5
SC3
SD3
INT3
SC2
SD2
INT2
SC3
SD3
INT3
SC2
SD2
INT2
PCA9545AD
6
SC0
SC0
7
INT1
SD1
INT1
SD1
8
9
SC1
SC1
10
10
V
SS
V
SS
002aab165
002aab166
Fig 2. Pin configuration for SO20
Fig 3. Pin configuration for TSSOP20
terminal 1
index area
1
2
3
4
5
15
14
13
12
11
RESET
INT0
SD0
INT
SC3
SD3
INT3
SC2
PCA9545ABS
SC0
INT1
002aab167
Transparent top view
Fig 4. Pin configuration for HVQFN20 (transparent top view)
PCA9545A_45B_45C
All information provided in this document is subject to legal disclaimers.
© NXP Semiconductors N.V. 2014. All rights reserved.
Product data sheet
Rev. 9 — 5 May 2014
4 of 32
PCA9545A/45B/45C
NXP Semiconductors
4-channel I2C-bus switch with interrupt logic and reset
5.2 Pin description
Table 3.
Symbol
Pin description
Pin
Description
SO20, TSSOP20 HVQFN20
A0
1
19
20
1
address input 0
A1
2
address input 1
RESET
INT0
SD0
SC0
INT1
SD1
SC1
VSS
3
active LOW reset input
active LOW interrupt input 0
serial data 0
4
2
5
3
6
4
serial clock 0
7
5
active LOW interrupt input 1
serial data 1
8
6
9
7
8[1]
serial clock 1
10
11
12
13
14
15
16
17
18
19
20
supply ground
INT2
SD2
SC2
INT3
SD3
SC3
INT
9
active LOW interrupt input 2
serial data 2
10
11
12
13
14
15
16
17
18
serial clock 2
active LOW interrupt input 3
serial data 3
serial clock 3
active LOW interrupt output
serial clock line
SCL
SDA
VDD
serial data line
supply voltage
[1] HVQFN20 package die supply ground is connected to both the VSS pin and the exposed center pad. The
VSS pin must be connected to supply ground for proper device operation. For enhanced thermal, electrical,
and board-level performance, the exposed pad must be soldered to the board using a corresponding
thermal pad on the board, and for proper heat conduction through the board thermal vias must be
incorporated in the PCB in the thermal pad region.
PCA9545A_45B_45C
All information provided in this document is subject to legal disclaimers.
© NXP Semiconductors N.V. 2014. All rights reserved.
Product data sheet
Rev. 9 — 5 May 2014
5 of 32
PCA9545A/45B/45C
NXP Semiconductors
4-channel I2C-bus switch with interrupt logic and reset
6. Functional description
Refer to Figure 1 “Block diagram of PCA9545A/45B/45C”.
6.1 Device address
Following a START condition, the bus master must output the address of the slave it is
accessing. The address of the PCA9545A is shown in Figure 5. To conserve power, no
internal pull-up resistors are incorporated on the hardware selectable address pins and
they must be pulled HIGH or LOW.
1
1
1
0
0
A1 A0 R/W
fixed
hardware
selectable
002aab169
Fig 5. Slave address PCA9545A
The last bit of the slave address defines the operation to be performed. When set to
logic 1, a read is selected while a logic 0 selects a write operation.
The PCA9545BPW and PCA9545CPW are alternate address versions if needed for larger
systems or to resolve conflicts. The data sheet references the PCA9545A, but the
PCA9545B and PCA9545C function identically except for the slave address.
1
1
0
1
0
A1 A0 R/W
1
0
1
1
0
A1 A0 R/W
fixed
hardware
selectable
fixed
hardware
selectable
002aab835
002aab836
Fig 6. Slave address PCA9545B
Fig 7. Slave address PCA9545C
PCA9545A_45B_45C
All information provided in this document is subject to legal disclaimers.
© NXP Semiconductors N.V. 2014. All rights reserved.
Product data sheet
Rev. 9 — 5 May 2014
6 of 32
PCA9545A/45B/45C
NXP Semiconductors
4-channel I2C-bus switch with interrupt logic and reset
6.2 Control register
Following the successful acknowledgement of the slave address, the bus master sends a
byte to the PCA9545A/45B/45C, which is stored in the control register. If multiple bytes
are received by the PCA9545A/45B/45C, it saves the last byte received. This register can
be written and read via the I2C-bus.
interrupt bits
(read only)
channel selection bits
(read/write)
7
6
5
4
3
2
1
0
INT INT INT INT
B3 B2 B1 B0
3
2
1
0
channel 0
channel 1
channel 2
channel 3
INT0
INT1
INT2
INT3
002aab170
Fig 8. Control register
6.2.1 Control register definition
One or several SCx/SDx downstream pair, or channel, is selected by the contents of the
control register. This register is written after the PCA9545A/45B/45C has been addressed.
The 4 LSBs of the control byte are used to determine which channel is to be selected.
When a channel is selected, the channel will become active after a STOP condition has
been placed on the I2C-bus. This ensures that all SCx/SDx lines are in a HIGH state when
the channel is made active, so that no false conditions are generated at the time of
connection.
Table 4.
INT3
Control register: write (channel selection); read (channel status)
INT2
INT1
INT0
B3
B2
B1
B0
0
Command
channel 0 disabled
channel 0 enabled
channel 1 disabled
channel 1 enabled
channel 2 disabled
channel 2 enabled
channel 3 disabled
channel 3 enabled
X
X
X
X
X
X
X
X
X
1
0
1
X
X
X
X
X
X
X
X
X
X
X
0
1
X
0
1
0
X
0
X
0
X
0
X
0
X
0
X
0
X
0
no channel selected;
power-up/reset default state
Remark: Several channels can be enabled at the same time. Example: B3 = 0, B2 = 1,
B1 = 1, B0 = 0, means that channel 0 and channel 3 are disabled and channel 1 and
channel 2 are enabled. Care should be taken not to exceed the maximum bus capacity.
PCA9545A_45B_45C
All information provided in this document is subject to legal disclaimers.
© NXP Semiconductors N.V. 2014. All rights reserved.
Product data sheet
Rev. 9 — 5 May 2014
7 of 32
PCA9545A/45B/45C
NXP Semiconductors
4-channel I2C-bus switch with interrupt logic and reset
6.2.2 Interrupt handling
The PCA9545A/45B/45C provides 4 interrupt inputs, one for each channel, and one
open-drain interrupt output. When an interrupt is generated by any device, it is detected
by the PCA9545A/45B/45C and the interrupt output is driven LOW. The channel does not
need to be active for detection of the interrupt. A bit is also set in the control register.
Bit 4 through bit 7 of the control register corresponds to channel 0 through channel 3 of
the PCA9545A/45B/45C, respectively. Therefore, if an interrupt is generated by any
device connected to channel 1, the state of the interrupt inputs is loaded into the control
register when a read is accomplished. Likewise, an interrupt on any device connected to
channel 0 would cause bit 4 of the control register to be set on the read. The master can
then address the PCA9545A/45B/45C and read the contents of the control register to
determine which channel contains the device generating the interrupt. The master can
then reconfigure the PCA9545A/45B/45C to select this channel, and locate the device
generating the interrupt and clear it.
It should be noted that more than one device can provide an interrupt on a channel, so it is
up to the master to ensure that all devices on a channel are interrogated for an interrupt.
If the interrupt function is not required, the interrupt inputs may be used as
general-purpose inputs.
If unused, interrupt inputs must be connected to VDD through a pull-up resistor.
Table 5.
INT3
Control register: Read — interrupt
INT2
INT1
INT0
B3
B2
B1
B0
Command
0
1
no interrupt on channel 0
interrupt on channel 0
no interrupt on channel 1
interrupt on channel 1
no interrupt on channel 2
interrupt on channel 2
no interrupt on channel 3
interrupt on channel 3
X
X
X
X
X
X
X
X
X
0
1
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
0
1
X
X
0
1
X
Remark: Several interrupts can be active at the same time. Example: INT3 = 0, INT2 = 1,
INT1 = 1, INT0 = 0, means that there is no interrupt on channel 0 and channel 3, and
there is interrupt on channel 1 and channel 2.
6.3 RESET input
The RESET input is an active LOW signal which may be used to recover from a bus fault
condition. By asserting this signal LOW for a minimum of tw(rst)L, the PCA9545A/45B/45C
resets its registers and I2C-bus state machine and deselects all channels. The RESET
input must be connected to VDD through a pull-up resistor.
PCA9545A_45B_45C
All information provided in this document is subject to legal disclaimers.
© NXP Semiconductors N.V. 2014. All rights reserved.
Product data sheet
Rev. 9 — 5 May 2014
8 of 32
PCA9545A/45B/45C
NXP Semiconductors
4-channel I2C-bus switch with interrupt logic and reset
6.4 Power-on reset
When power is applied to VDD, an internal Power-On Reset (POR) holds the
PCA9545A/45B/45C in a reset condition until VDD has reached VPOR. At this point, the
reset condition is released and the PCA9545A/45B/45C registers and I2C-bus state
machine are initialized to their default states (all zeroes) causing all the channels to be
deselected. Thereafter, VDD must be lowered below 0.2 V for at least 5 s in order to reset
the device.
6.5 Voltage translation
The pass gate transistors of the PCA9545A/45B/45C are constructed such that the VDD
voltage can be used to limit the maximum voltage that is passed from one I2C-bus to
another.
002aaa964
5.0
V
o(sw)
(V)
4.0
(1)
(2)
(3)
3.0
2.0
1.0
2.0
2.5
3.0
3.5
4.0
4.5
5.0
DD
5.5
(V)
V
(1) maximum
(2) typical
(3) minimum
Fig 9. Pass gate voltage versus supply voltage
Figure 9 shows the voltage characteristics of the pass gate transistors (note that the graph
was generated using the data specified in Section 11 “Static characteristics” of this data
sheet). In order for the PCA9545A/45B/45C to act as a voltage translator, the Vo(sw)
voltage should be equal to, or lower than the lowest bus voltage. For example, if the main
bus was running at 5 V, and the downstream buses were 3.3 V and 2.7 V, then Vo(sw)
should be equal to or below 2.7 V to clamp the downstream bus voltages effectively.
Looking at Figure 9, we see that Vo(sw)(max) is at 2.7 V when the PCA9545A/45B/45C
supply voltage is 3.5 V or lower, so the PCA9545A/45B/45C supply voltage could be set to
3.3 V. Pull-up resistors can then be used to bring the bus voltages to their appropriate
levels (see Figure 16).
More Information can be found in Application Note AN262: PCA954X family of I2C/SMBus
multiplexers and switches.
PCA9545A_45B_45C
All information provided in this document is subject to legal disclaimers.
© NXP Semiconductors N.V. 2014. All rights reserved.
Product data sheet
Rev. 9 — 5 May 2014
9 of 32
PCA9545A/45B/45C
NXP Semiconductors
4-channel I2C-bus switch with interrupt logic and reset
7. Characteristics of the I2C-bus
The I2C-bus is for 2-way, 2-line communication between different ICs or modules. The two
lines are a serial data line (SDA) and a serial clock line (SCL). Both lines must be
connected to a positive supply via a pull-up resistor when connected to the output stages
of a device. Data transfer may be initiated only when the bus is not busy.
7.1 Bit transfer
One data bit is transferred during each clock pulse. The data on the SDA line must remain
stable during the HIGH period of the clock pulse, as changes in the data line at this time
are interpreted as control signals (see Figure 10).
6'$
6&/
GDWDꢀOLQHꢀ
VWDEOHꢁꢀ
FKDQJHꢀ
RIꢀGDWDꢀ
DOORZHG
GDWDꢀYDOLG
PEDꢀꢁꢂ
Fig 10. Bit transfer
7.2 START and STOP conditions
Both data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW
transition of the data line, while the clock is HIGH is defined as the START condition (S).
A LOW-to-HIGH transition of the data line while the clock is HIGH is defined as the
STOP condition (P) (see Figure 11).
6'$
6&/
6
3
6723ꢀFRQGLWLRQ
67$57ꢀFRQGLWLRQ
PEDꢀꢁꢃꢄ
Fig 11. Definition of START and STOP conditions
PCA9545A_45B_45C
All information provided in this document is subject to legal disclaimers.
© NXP Semiconductors N.V. 2014. All rights reserved.
Product data sheet
Rev. 9 — 5 May 2014
10 of 32
PCA9545A/45B/45C
NXP Semiconductors
4-channel I2C-bus switch with interrupt logic and reset
7.3 System configuration
A device generating a message is a ‘transmitter’, a device receiving is the ‘receiver’. The
device that controls the message is the ‘master’ and the devices which are controlled by
the master are the ‘slaves’ (see Figure 12).
6'$
6&/
6/$9(ꢀ
75$160,77(5ꢂꢀ
5(&(,9(5
0$67(5ꢀ
75$160,77(5ꢂꢀ
5(&(,9(5
0$67(5ꢀ
75$160,77(5ꢂꢀ
5(&(,9(5
ꢃ
6/$9(ꢀ
5(&(,9(5
0$67(5ꢀ
75$160,77(5
, &ꢄ%86ꢀ
08/7,3/(;(5
6/$9(
ꢁꢁꢅDDDꢆꢀꢀ
Fig 12. System configuration
7.4 Acknowledge
The number of data bytes transferred between the START and the STOP conditions from
transmitter to receiver is not limited. Each byte of 8 bits is followed by one acknowledge
bit. The acknowledge bit is a HIGH level put on the bus by the transmitter, whereas the
master generates an extra acknowledge related clock pulse.
A slave receiver which is addressed must generate an acknowledge after the reception of
each byte. Also a master must generate an acknowledge after the reception of each byte
that has been clocked out of the slave transmitter. The device that acknowledges has to
pull down the SDA line during the acknowledge clock pulse, so that the SDA line is stable
LOW during the HIGH period of the acknowledge related clock pulse; set-up and hold
times must be taken into account.
A master receiver must signal an end of data to the transmitter by not generating an
acknowledge on the last byte that has been clocked out of the slave. In this event, the
transmitter must leave the data line HIGH to enable the master to generate a STOP
condition.
GDWDꢀRXWSXWꢀ
E\ꢀWUDQVPLWWHU
QRWꢀDFNQRZOHGJHꢀ
GDWDꢀRXWSXWꢀ
E\ꢀUHFHLYHU
DFNQRZOHGJH
6&/ꢀIURPꢀPDVWHU
ꢇ
ꢃ
ꢆ
ꢅ
6
FORFNꢀSXOVHꢀIRUꢀ
DFNQRZOHGJHPHQW
67$57ꢀ
FRQGLWLRQ
ꢁꢁꢅDDDꢆꢃꢂ
Fig 13. Acknowledgement on the I2C-bus
PCA9545A_45B_45C
All information provided in this document is subject to legal disclaimers.
© NXP Semiconductors N.V. 2014. All rights reserved.
Product data sheet
Rev. 9 — 5 May 2014
11 of 32
PCA9545A/45B/45C
NXP Semiconductors
4-channel I2C-bus switch with interrupt logic and reset
7.5 Bus transactions
Data is transmitted to the PCA9545A/45B/45C control register using the Write mode as
shown in Figure 14.
slave address
control register
SDA
S
1
1
1
0
0
A1 A0
0
A
X
X
X
X
B3 B2 B1 B0
A
P
START condition
R/W acknowledge
from slave
acknowledge
from slave
STOP condition
002aab172
Fig 14. Write control register
Data is read from PCA9545A/45B/45C using the Read mode as shown in Figure 15.
last byte
slave address
control register
SDA
S
1
1
1
0
0
A1 A0
1
A
INT3 INT2 INT1 INT0 B3 B2 B1 B0 NA
P
START condition
R/W acknowledge
from slave
no acknowledge
from master
STOP condition
002aab173
Fig 15. Read control register
PCA9545A_45B_45C
All information provided in this document is subject to legal disclaimers.
© NXP Semiconductors N.V. 2014. All rights reserved.
Product data sheet
Rev. 9 — 5 May 2014
12 of 32
PCA9545A/45B/45C
NXP Semiconductors
4-channel I2C-bus switch with interrupt logic and reset
8. Application design-in information
V
= 2.7 V to 5.5 V
V
DD
= 3.3 V
DD
V = 2.7 V to 5.5 V
(1)
see note
SDA
SCL
SDA
SCL
INT
SD0
SC0
channel 0
INT0
V = 2.7 V to 5.5 V
(1)
RESET
see note
2
I C-bus/SMBus master
SD1
SC1
INT1
channel 1
V = 2.7 V to 5.5 V
(1)
PCA9545A
see note
SD2
SC2
INT2
channel 2
V = 2.7 V to 5.5 V
(1)
see note
A1
A0
SD3
SC3
INT3
channel 3
V
SS
002aab171
(1) If the device generating the interrupt has an open-drain output structure or can be 3-stated, a
pull-up resistor is required.
If the device generating the interrupt has a totem-pole output structure and cannot be 3-stated, a
pull-up resistor is not required.
The interrupt inputs should not be left floating.
Fig 16. Typical application
PCA9545A_45B_45C
All information provided in this document is subject to legal disclaimers.
© NXP Semiconductors N.V. 2014. All rights reserved.
Product data sheet
Rev. 9 — 5 May 2014
13 of 32
PCA9545A/45B/45C
NXP Semiconductors
4-channel I2C-bus switch with interrupt logic and reset
9. Limiting values
Table 6.
Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to
VSS (ground = 0 V).
Symbol
VDD
VI
Parameter
Conditions
Min
Max
+7.0
+7.0
20
Unit
V
supply voltage
0.5
input voltage
0.5
V
II
input current
-
mA
mA
mA
mA
mW
C
IO
output current
-
25
IDD
supply current
-
100
100
400
ISS
ground supply current
total power dissipation
maximum junction temperature
storage temperature
ambient temperature
-
Ptot
Tj(max)
Tstg
Tamb
-
[1]
-
125
60
40
+150
+85
C
operating
C
[1] The performance capability of a high-performance integrated circuit in conjunction with its thermal
environment can create junction temperatures which are detrimental to reliability. The maximum junction
temperature of this integrated circuit should not exceed 125 C.
10. Thermal characteristics
Table 7.
Symbol
Rth(j-a)
Thermal characteristics
Parameter
Conditions
Typ
32
Unit
thermal resistance from junction HVQFN20 package
to ambient
C/W
C/W
C/W
SO20 package
90
TSSOP20 package
146
PCA9545A_45B_45C
All information provided in this document is subject to legal disclaimers.
© NXP Semiconductors N.V. 2014. All rights reserved.
Product data sheet
Rev. 9 — 5 May 2014
14 of 32
PCA9545A/45B/45C
NXP Semiconductors
4-channel I2C-bus switch with interrupt logic and reset
11. Static characteristics
Table 8.
V
Static characteristics at VDD = 2.3 V to 3.6 V
SS = 0 V; Tamb = 40 C to +85 C; unless otherwise specified. See Table 9 on page 16 for VDD = 4.5 V to 5.5 V[1].
Symbol Parameter
Conditions
Min
Typ
Max
Unit
Supply
VDD
supply voltage
supply current
2.3
-
-
3.6
30
V
IDD
Operating mode; VDD = 3.6 V; no load;
VI = VDD or VSS; fSCL = 100 kHz
10
A
Istb
standby current
Standby mode; VDD = 3.6 V; no load;
VI = VDD or VSS
-
-
0.1
1.6
1
A
[2]
VPOR
power-on reset voltage
no load; VI = VDD or VSS
2.1
V
Input SCL; input/output SDA
VIL
VIH
IOL
LOW-level input voltage
HIGH-level input voltage
LOW-level output current
0.5
-
+0.3VDD
V
0.7VDD
-
6
V
VOL = 0.4 V
VOL = 0.6 V
VI = VDD or VSS
VI = VSS
3
7
-
mA
mA
A
pF
6
10
-
-
IL
leakage current
1
-
+1
13
Ci
input capacitance
10
Select inputs A0, A1, INT0 to INT3, RESET
VIL
LOW-level input voltage
HIGH-level input voltage
input leakage current
input capacitance
0.5
0.7VDD
1
-
+0.3VDD
V
VIH
-
6
V
ILI
pin at VDD or VSS
VI = VSS
-
+1
3
A
pF
Ci
-
1.6
Pass gate
Ron
ON-state resistance
switch output voltage
VDD = 3.6 V; VO = 0.4 V; IO = 15 mA
5
7
11
16
30
55
VDD = 2.3 V to 2.7 V; VO = 0.4 V;
IO = 10 mA
Vo(sw)
Vi(sw) = VDD = 3.3 V; Io(sw) = 100 A
-
1.9
-
-
V
V
Vi(sw) = VDD = 3.0 V to 3.6 V;
1.6
2.8
Io(sw) = 100 A
Vi(sw) = VDD = 2.5 V; Io(sw) = 100 A
-
1.5
-
-
V
V
Vi(sw) = VDD = 2.3 V to 2.7 V;
1.1
2.0
Io(sw) = 100 A
IL
leakage current
VI = VDD or VSS
VI = VSS
1
-
+1
5
A
Cio
input/output capacitance
-
3
pF
INT output
IOL
IOH
LOW-level output current
HIGH-level output current
VOL = 0.4 V
3
-
-
-
-
mA
+10
A
[1] For operation between published voltage ranges, refer to the worst-case parameter in both ranges.
[2] DD must be lowered to 0.2 V for at least 5 s in order to reset part.
V
PCA9545A_45B_45C
All information provided in this document is subject to legal disclaimers.
© NXP Semiconductors N.V. 2014. All rights reserved.
Product data sheet
Rev. 9 — 5 May 2014
15 of 32
PCA9545A/45B/45C
NXP Semiconductors
4-channel I2C-bus switch with interrupt logic and reset
Table 9.
Static characteristics at VDD = 4.5 V to 5.5 V
VSS = 0 V; Tamb = 40 C to +85 C; unless otherwise specified. See Table 8 on page 15 for VDD = 2.3 V to 3.6 V[1].
Symbol
Supply
VDD
Parameter
Conditions
Min
Typ
Max
Unit
supply voltage
supply current
4.5
-
-
5.5
V
IDD
Operating mode; VDD = 5.5 V;
25
100
A
no load; VI = VDD or VSS
fSCL = 100 kHz
;
Istb
standby current
Standby mode; VDD = 5.5 V;
no load; VI = VDD or VSS
-
-
0.3
1.7
1
A
[2]
VPOR
power-on reset voltage
no load; VI = VDD or VSS
2.1
V
Input SCL; input/output SDA
VIL
VIH
IOL
LOW-level input voltage
HIGH-level input voltage
0.5
-
+0.3VDD
V
0.7VDD
-
6
V
LOW-level output current VOL = 0.4 V
VOL = 0.6 V
3
-
-
mA
mA
A
pF
6
-
-
IL
leakage current
VI = VSS
VI = VSS
1
-
-
+1
13
Ci
input capacitance
10
Select inputs A0, A1, INT0 to INT3, RESET
VIL
LOW-level input voltage
HIGH-level input voltage
input leakage current
input capacitance
0.5
0.7VDD
1
-
+0.3VDD
V
VIH
-
6
V
ILI
VI = VDD or VSS
VI = VSS
-
+1
5
A
pF
Ci
-
2
Pass gate
Ron
ON-state resistance
switch output voltage
VDD = 4.5 V to 5.5 V; VO = 0.4 V;
IO = 15 mA
4
9
24
-
V
V
Vo(sw)
Vi(sw) = VDD = 5.0 V;
Io(sw) = 100 A
-
3.6
-
Vi(sw) = VDD = 4.5 V to 5.5 V;
2.6
4.5
Io(sw) = 100 A
IL
leakage current
VI = VDD or VSS
1
-
+1
5
A
Cio
input/output capacitance VI = VSS
-
3
pF
INT output
IOL
IOH
LOW-level output current VOL = 0.4 V
HIGH-level output current
3
-
-
-
-
mA
+10
A
[1] For operation between published voltage ranges, refer to the worst-case parameter in both ranges.
[2] DD must be lowered to 0.2 V for at least 5 s in order to reset part.
V
PCA9545A_45B_45C
All information provided in this document is subject to legal disclaimers.
© NXP Semiconductors N.V. 2014. All rights reserved.
Product data sheet
Rev. 9 — 5 May 2014
16 of 32
PCA9545A/45B/45C
NXP Semiconductors
4-channel I2C-bus switch with interrupt logic and reset
12. Dynamic characteristics
Table 10. Dynamic characteristics
Symbol
Parameter
Conditions
Standard-mode Fast-mode I2C-bus Unit
I2C-bus
Min
Max
Min
Max
tPD
propagation delay
from SDA to SDx,
or SCL to SCx
-
0.3[1]
-
0.3[1] ns
fSCL
tBUF
SCL clock frequency
0
100
-
0
400 kHz
bus free time between a STOP and
START condition
4.7
1.3
-
s
[2]
tHD;STA
tLOW
hold time (repeated) START condition
LOW period of the SCL clock
4.0
4.7
4.0
4.7
-
-
-
-
0.6
1.3
0.6
0.6
-
-
-
-
s
s
s
s
tHIGH
HIGH period of the SCL clock
tSU;STA
set-up time for a repeated START
condition
tSU;STO
tHD;DAT
tSU;DAT
tr
set-up time for STOP condition
data hold time
4.0
0[3]
250
-
-
0.6
0[3]
-
s
3.45
-
0.9 s
ns
data set-up time
100
-
[4]
[4]
rise time of both SDA and SCL
signals
1000
20 + 0.1Cb
300 ns
tf
fall time of both SDA and SCL signals
capacitive load for each bus line
-
-
-
300
400
50
20 + 0.1Cb
300 ns
400 pF
50 ns
Cb
tSP
-
-
pulse width of spikes that must be
suppressed by the input filter
[5]
[5]
tVD;DAT
data valid time
HIGH-to-LOW
LOW-to-HIGH
-
-
-
1
0.6
1
-
-
-
1
s
0.6 s
tVD;ACK
data valid acknowledge time
1
s
INT
tv(INTnN-INTN) valid time from INTn to INT signal
td(INTnN-INTN) delay time from INTn to INT inactive
-
-
4
2
-
-
-
4
2
-
s
s
s
s
tw(rej)L
tw(rej)H
RESET
tw(rst)L
trst
LOW-level rejection time
HIGH-level rejection time
INTn inputs
INTn inputs
1
1
0.5
-
0.5
-
LOW-level reset time
reset time
4
500
0
-
-
-
4
500
0
-
-
-
ns
ns
ns
SDA clear
tREC;STA
recovery time to START condition
[1] Pass gate propagation delay is calculated from the 20 typical Ron and the 15 pF load capacitance.
[2] After this period, the first clock pulse is generated.
[3] A device must internally provide a hold time of at least 300 ns for the SDA signal (referred to the VIH(min) of the SCL signal) in order to
bridge the undefined region of the falling edge of SCL.
[4] Cb = total capacitance of one bus line in pF.
[5] Measurements taken with 1 k pull-up resistor and 50 pF load.
PCA9545A_45B_45C
All information provided in this document is subject to legal disclaimers.
© NXP Semiconductors N.V. 2014. All rights reserved.
Product data sheet
Rev. 9 — 5 May 2014
17 of 32
PCA9545A/45B/45C
NXP Semiconductors
4-channel I2C-bus switch with interrupt logic and reset
ꢈꢉꢊꢀîꢀ9
ꢈꢉꢋꢀîꢀ9
''
''
6'$
W
W
W
W
63
W
U
I
+'ꢁ67$
%8)
W
/2:
ꢈꢉꢊꢀîꢀ9
ꢈꢉꢋꢀîꢀ9
''
''
6&/
W
W
W
68ꢁ672
+'ꢁ67$
68ꢁ67$
W
W
W
68ꢁ'$7
+'ꢁ'$7
+,*+
3
6
6U
3
ꢁꢁꢅDDDꢆꢃꢀ
Fig 17. Definition of timing on the I2C-bus
ACK or read cycle
START
SCL
SDA
30 %
t
rst
RESET
50 %
50 %
50 %
t
REC;STA
t
w(rst)L
002aac549
Fig 18. Definition of RESET timing
67$57
FRQGLWLRQ
ꢌ6ꢍ
ELWꢀꢊ
06%
ꢌ$ꢊꢍ
6723
FRQGLWLRQ
ꢌ3ꢍ
ELWꢀꢎ
ꢌ$ꢎꢍ
ELWꢀꢈ
ꢌ5ꢂ:ꢍ
DFNQRZOHGJH
ꢌ$ꢍ
SURWRFRO
W
W
W
+,*+
68ꢁ67$
/2:
ꢀ
ꢇ ꢂꢀI
6&/
ꢈꢉꢊꢀîꢀ9
ꢈꢉꢋꢀîꢀ9
''
6&/
6'$
''
W
W
%8)
I
W
U
ꢈꢉꢊꢀîꢀ9
ꢈꢉꢋꢀîꢀ9
''
''
W
W
W
W
W
W
+'ꢁ'$7
9'ꢁ'$7
9'ꢁ$&.
68ꢁ672
68ꢁ'$7
+'ꢁ67$
ꢁꢁꢅDDEꢇꢂꢈ
Rise and fall times refer to VIL and VIH.
Fig 19. I2C-bus timing diagram
PCA9545A_45B_45C
All information provided in this document is subject to legal disclaimers.
© NXP Semiconductors N.V. 2014. All rights reserved.
Product data sheet
Rev. 9 — 5 May 2014
18 of 32
PCA9545A/45B/45C
NXP Semiconductors
4-channel I2C-bus switch with interrupt logic and reset
70 %
SCL
SDA
2
1
0
A
P
30 %
INPUT
INT
50 %
t
v(INTnN−INTN)
t
d(INTnN−INTN)
002aab176
Fig 20. Expanded view of read input port register
13. Test information
V
DD
V
R
500 Ω
DD
L
V
V
O
I
PULSE
D.U.T.
GENERATOR
C
50 pF
L
R
T
002aab177
Definitions test circuit:
RL = Load resistance.
CL = Load capacitance including jig and probe capacitance.
RT = Termination resistance should be equal to the output impedance Zo of the pulse generator.
Fig 21. Test circuitry for switching times
PCA9545A_45B_45C
All information provided in this document is subject to legal disclaimers.
© NXP Semiconductors N.V. 2014. All rights reserved.
Product data sheet
Rev. 9 — 5 May 2014
19 of 32
PCA9545A/45B/45C
NXP Semiconductors
4-channel I2C-bus switch with interrupt logic and reset
14. Package outline
62ꢃꢇꢈꢀSODVWLFꢀVPDOOꢀRXWOLQHꢀSDFNDJHꢉꢀꢃꢇꢀOHDGVꢉꢀERG\ꢀZLGWKꢀꢊꢁꢋꢀPPꢀ
627ꢂꢌꢄꢍꢂꢀ
'ꢀ
(ꢀ
$ꢀ
;ꢀ
Fꢀ
\ꢀ
+ꢀ
(ꢀ
Yꢀ 0ꢀ
$ꢀ
=ꢀ
ꢃꢈꢀ
ꢇꢇꢀ
4ꢀ
$ꢀ
ꢃꢀ
$ꢀ
ꢌ$ꢀꢀꢍꢀ
ꢋꢀ
$ꢀ
ꢇꢀ
SLQꢀꢇꢀLQGH[ꢀ
șꢀ
/ꢀ
Sꢀ
/ꢀ
ꢇꢀ
ꢇꢈꢀ
Zꢀ 0ꢀ
GHWDLOꢀ;ꢀ
Hꢀ
Eꢀ
Sꢀ
ꢈꢀ
ꢏꢀ
ꢇꢈꢀPPꢀ
VFDOHꢀ
',0(16,216ꢀꢅLQFKꢀGLPHQVLRQVꢀDUHꢀGHULYHGꢀIURPꢀWKHꢀRULJLQDOꢀPPꢀGLPHQVLRQVꢆꢀ
$ꢀ
ꢅꢂꢆꢀ
ꢅꢂꢆꢀ
ꢅꢂꢆꢀ
81,7ꢀ
$ꢀ
$ꢀ
$ꢀ
Eꢀ
Sꢀ
Fꢀ
'ꢀ
(ꢀ
Hꢀ
+ꢀ
/ꢀ
/ꢀ
4ꢀ
Yꢀ
Zꢀ
\ꢀ
ꢈꢉꢇꢀ
șꢀ
ꢂꢀ
ꢃꢀ
ꢄꢀ
(ꢀ
Sꢀ
=ꢀ
PD[ꢁꢀ
ꢈꢉꢋꢀ
ꢈꢉꢇꢀ
ꢃꢉꢐꢏꢀ
ꢃꢉꢃꢏꢀ
ꢈꢉꢐꢅꢀ ꢈꢉꢋꢃꢀ ꢇꢋꢉꢈꢀ
ꢈꢉꢋꢎꢀ ꢈꢉꢃꢋꢀ ꢇꢃꢉꢎꢀ
ꢊꢉꢎꢀ
ꢊꢉꢐꢀ
ꢇꢈꢉꢎꢏꢀ
ꢇꢈꢉꢈꢈꢀ
ꢇꢉꢇꢀ
ꢈꢉꢐꢀ
ꢇꢉꢇꢀ
ꢇꢉꢈꢀ
ꢈꢉꢅꢀ
ꢈꢉꢐꢀ
PPꢀ
ꢃꢉꢎꢏꢀ
ꢈꢉꢃꢏꢀ
ꢈꢉꢈꢇꢀ
ꢇꢉꢃꢊꢀ
ꢈꢉꢈꢏꢀ
ꢇꢉꢐꢀ
ꢈꢉꢃꢏꢀ ꢈꢉꢃꢏꢀ
Rꢀ
ꢆꢀ
Rꢀ
ꢈꢀ
ꢈꢉꢈꢇꢃꢀ ꢈꢉꢈꢅꢎꢀ
ꢈꢉꢈꢈꢐꢀ ꢈꢉꢈꢆꢅꢀ
ꢈꢉꢈꢇꢅꢀ ꢈꢉꢈꢇꢋꢀ ꢈꢉꢏꢇꢀ ꢈꢉꢋꢈꢀ
ꢈꢉꢈꢇꢐꢀ ꢈꢉꢈꢈꢅꢀ ꢈꢉꢐꢅꢀ ꢈꢉꢃꢅꢀ
ꢈꢉꢐꢇꢅꢀ
ꢈꢉꢋꢅꢐꢀ
ꢈꢉꢈꢐꢋꢀ ꢈꢉꢈꢐꢋꢀ
ꢈꢉꢈꢇꢎꢀ ꢈꢉꢈꢋꢅꢀ
ꢈꢉꢈꢋꢏꢀ
ꢈꢉꢈꢇꢎꢀ
LQFKHVꢀ ꢈꢉꢇꢀ
ꢈꢉꢈꢏꢏꢀ
ꢈꢉꢈꢇꢀ ꢈꢉꢈꢇꢀ ꢈꢉꢈꢈꢐꢀ
1RWHꢀ
ꢇꢉꢀ3ODVWLFꢀRUꢀPHWDOꢀSURWUXVLRQVꢀRIꢀꢈꢉꢇꢏꢀPPꢀꢌꢈꢉꢈꢈꢎꢀLQFKꢍꢀPD[LPXPꢀSHUꢀVLGHꢀDUHꢀQRWꢀLQFOXGHGꢉꢀꢀꢀ
ꢀ5()(5(1&(6ꢀ
ꢀ-('(&ꢀ ꢀ-(,7$ꢀ
ꢀ06ꢄꢈꢇꢋꢀ
287/,1(ꢀ
9(56,21ꢀ
(8523($1ꢀ
352-(&7,21ꢀ
,668(ꢀ'$7(ꢀ
ꢀ,(&ꢀ
ꢅꢅꢄꢇꢃꢄꢃꢊꢀ
ꢈꢋꢄꢈꢃꢄꢇꢅꢀ
ꢀ627ꢇꢎꢋꢄꢇꢀ
ꢀꢈꢊꢏ(ꢈꢐꢀ
Fig 22. Package outline SOT163-1 (SO20)
PCA9545A_45B_45C
All information provided in this document is subject to legal disclaimers.
© NXP Semiconductors N.V. 2014. All rights reserved.
Product data sheet
Rev. 9 — 5 May 2014
20 of 32
PCA9545A/45B/45C
NXP Semiconductors
4-channel I2C-bus switch with interrupt logic and reset
76623ꢃꢇꢈꢀSODVWLFꢀWKLQꢀVKULQNꢀVPDOOꢀRXWOLQHꢀSDFNDJHꢉꢀꢃꢇꢀOHDGVꢉꢀERG\ꢀZLGWKꢀꢎꢁꢎꢀPPꢀ
627ꢄꢌꢇꢍꢂꢀ
'ꢀ
(ꢀ
$ꢀ
;ꢀ
Fꢀ
+ꢀ
(ꢀ
Yꢀ 0ꢀ
$ꢀ
\ꢀ
=ꢀ
ꢃꢈꢀ
ꢇꢇꢀ
4ꢀ
$ꢀ
ꢃꢀ
ꢌ$ꢀꢀꢍꢀ
ꢋꢀ
$ꢀ
$ꢀ
ꢇꢀ
SLQꢀꢇꢀLQGH[ꢀ
șꢀ
/ꢀ
Sꢀ
/ꢀ
ꢇꢀ
ꢇꢈꢀ
GHWDLOꢀ;ꢀ
Zꢀ 0ꢀ
Eꢀ
Sꢀ
Hꢀ
ꢈꢀ
ꢃꢉꢏꢀ
ꢏꢀPPꢀ
VFDOHꢀ
',0(16,216ꢀꢅPPꢀDUHꢀWKHꢀRULJLQDOꢀGLPHQVLRQVꢆꢀ
$ꢀ
ꢅꢂꢆꢀ
ꢅꢃꢆꢀ
ꢅꢂꢆꢀ
81,7ꢀ
PPꢀ
$ꢀ
ꢂꢀ
$ꢀ
ꢃꢀ
$ꢀ
ꢄꢀ
Eꢀ
Sꢀ
Fꢀ
'ꢀ
(ꢀ
Hꢀ
+ꢀ
/ꢀ
/ꢀ
Sꢀ
4ꢀ
Yꢀ
Zꢀ
\ꢀ
ꢈꢉꢇꢀ
=ꢀ
șꢀ
(ꢀ
PD[ꢁꢀ
Rꢀ
ꢈꢉꢇꢏꢀ ꢈꢉꢅꢏꢀ
ꢈꢉꢈꢏꢀ ꢈꢉꢆꢈꢀ
ꢈꢉꢋꢈꢀ
ꢈꢉꢇꢅꢀ
ꢈꢉꢃꢀ
ꢈꢉꢇꢀ
ꢎꢉꢎꢀ
ꢎꢉꢐꢀ
ꢐꢉꢏꢀ
ꢐꢉꢋꢀ
ꢎꢉꢎꢀ
ꢎꢉꢃꢀ
ꢈꢉꢊꢏꢀ
ꢈꢉꢏꢈꢀ
ꢈꢉꢐꢀ
ꢈꢉꢋꢀ
ꢈꢉꢏꢀ
ꢈꢉꢃꢀ
ꢆꢀ
ꢇꢉꢇꢀ
ꢈꢉꢎꢏꢀ
ꢇꢀ
ꢈꢉꢃꢀ ꢈꢉꢇꢋꢀ
ꢈꢉꢃꢏꢀ
Rꢀ
ꢈꢀ
1RWHVꢀ
ꢇꢉꢀ3ODVWLFꢀRUꢀPHWDOꢀSURWUXVLRQVꢀRIꢀꢈꢉꢇꢏꢀPPꢀPD[LPXPꢀSHUꢀVLGHꢀDUHꢀQRWꢀLQFOXGHGꢉꢀ
ꢃꢉꢀ3ODVWLFꢀLQWHUOHDGꢀSURWUXVLRQVꢀRIꢀꢈꢉꢃꢏꢀPPꢀPD[LPXPꢀSHUꢀVLGHꢀDUHꢀQRWꢀLQFOXGHGꢉꢀ
ꢀ5()(5(1&(6ꢀ
ꢀ-('(&ꢀ ꢀ-(,7$ꢀ
ꢀ02ꢄꢇꢏꢋꢀ
287/,1(ꢀ
9(56,21ꢀ
(8523($1ꢀ
352-(&7,21ꢀ
,668(ꢀ'$7(ꢀ
ꢀ,(&ꢀ
ꢅꢅꢄꢇꢃꢄꢃꢊꢀ
ꢈꢋꢄꢈꢃꢄꢇꢅꢀ
ꢀ627ꢋꢎꢈꢄꢇꢀ
Fig 23. Package outline SOT360-1 (TSSOP20)
PCA9545A_45B_45C
All information provided in this document is subject to legal disclaimers.
© NXP Semiconductors N.V. 2014. All rights reserved.
Product data sheet
Rev. 9 — 5 May 2014
21 of 32
PCA9545A/45B/45C
NXP Semiconductors
4-channel I2C-bus switch with interrupt logic and reset
+94)1ꢃꢇꢈꢀSODVWLFꢀWKHUPDOꢀHQKDQFHGꢀYHU\ꢀWKLQꢀTXDGꢀIODWꢀSDFNDJHꢉꢀQRꢀOHDGVꢉꢀ
ꢃꢇꢀWHUPLQDOVꢉꢀERG\ꢀꢋꢀ[ꢀꢋꢀ[ꢀꢇꢁꢏꢋꢀPPꢀ
627ꢌꢌꢃꢍꢂꢀ
%ꢀ $ꢀ
'ꢀ
WHUPLQDOꢀꢇꢀ
LQGH[ꢀDUHDꢀ
$ꢀ
$
ꢇꢀ
(ꢀ
Fꢀ
GHWDLOꢀ;ꢀ
&ꢀ
H
ꢇꢀ
\ꢀ
\
ꢇꢀ
Hꢀ
Eꢀ
Yꢀ 0ꢀ
Zꢀ 0ꢀ
&ꢀ $ꢀ %ꢀ
&ꢀ
&ꢀ
ꢌꢀ
ꢂꢇꢀ
/ꢀ
ꢂꢂꢀ
ꢋꢀ
ꢂꢀ
Hꢀ
H
(
ꢃꢀ
Kꢀ
ꢂꢋꢀ
WHUPLQDOꢀꢇꢀ
LQGH[ꢀDUHDꢀ
ꢃꢇꢀ
ꢂꢌꢀ
;ꢀ
'
Kꢀ
ꢈꢀ
ꢃꢉꢏꢀ
VFDOHꢀ
ꢏꢀPPꢀ
',0(16,216ꢀꢅPPꢀDUHꢀWKHꢀRULJLQDOꢀGLPHQVLRQVꢆꢀ
ꢅꢂꢆ
$
ꢀ
ꢅꢂꢆꢀ
ꢅꢂꢆꢀ
81,7ꢀ
$
Eꢀ
Fꢀ
(
Hꢀ
H
H
\ꢀ
'
'
(
/ꢀ
Yꢀ
ꢈꢉꢇꢀ
Zꢀ
\
ꢂꢀ
Kꢀ
ꢂꢀ
ꢃꢀ
Kꢀ
ꢂꢀ
PD[ꢁꢀ
ꢈꢉꢈꢏꢀ ꢈꢉꢋꢆꢀ
ꢈꢉꢈꢈꢀ ꢈꢉꢃꢋꢀ
ꢏꢉꢇꢀ ꢋꢉꢃꢏꢀ ꢏꢉꢇꢀ ꢋꢉꢃꢏꢀ
ꢐꢉꢅꢀ ꢃꢉꢅꢏꢀ ꢐꢉꢅꢀ ꢃꢉꢅꢏꢀ
ꢈꢉꢊꢏꢀ
ꢈꢉꢏꢈꢀ
PPꢀ
ꢈꢉꢈꢏꢀ
ꢈꢉꢇꢀ
ꢃꢉꢎꢀ
ꢃꢉꢎꢀ
ꢇꢀ
ꢈꢉꢃꢀ
ꢈꢉꢎꢏꢀ
ꢈꢉꢈꢏꢀ
1RWHꢀ
ꢇꢉꢀ3ODVWLFꢀRUꢀPHWDOꢀSURWUXVLRQVꢀRIꢀꢈꢉꢈꢊꢏꢀPPꢀPD[LPXPꢀSHUꢀVLGHꢀDUHꢀQRWꢀLQFOXGHGꢉꢀꢀ
ꢀ5()(5(1&(6ꢀ
287/,1(ꢀ
9(56,21ꢀ
(8523($1ꢀ
352-(&7,21ꢀ
,668(ꢀ'$7(ꢀ
ꢀ,(&ꢀ
ꢀ-('(&ꢀ
02ꢄꢃꢃꢈꢀ
ꢀ-(,7$ꢀ
ꢈꢇꢄꢈꢆꢄꢈꢆꢀ
ꢈꢃꢄꢇꢈꢄꢃꢃꢀ
ꢀ627ꢎꢎꢃꢄꢇꢀ
ꢄꢀꢄꢀꢄꢀ
ꢄꢀꢄꢀꢄꢀ
Fig 24. Package outline SOT662-1 (HVQFN20)
PCA9545A_45B_45C
All information provided in this document is subject to legal disclaimers.
© NXP Semiconductors N.V. 2014. All rights reserved.
Product data sheet
Rev. 9 — 5 May 2014
22 of 32
PCA9545A/45B/45C
NXP Semiconductors
4-channel I2C-bus switch with interrupt logic and reset
15. Soldering of SMD packages
This text provides a very brief insight into a complex technology. A more in-depth account
of soldering ICs can be found in Application Note AN10365 “Surface mount reflow
soldering description”.
15.1 Introduction to soldering
Soldering is one of the most common methods through which packages are attached to
Printed Circuit Boards (PCBs), to form electrical circuits. The soldered joint provides both
the mechanical and the electrical connection. There is no single soldering method that is
ideal for all IC packages. Wave soldering is often preferred when through-hole and
Surface Mount Devices (SMDs) are mixed on one printed wiring board; however, it is not
suitable for fine pitch SMDs. Reflow soldering is ideal for the small pitches and high
densities that come with increased miniaturization.
15.2 Wave and reflow soldering
Wave soldering is a joining technology in which the joints are made by solder coming from
a standing wave of liquid solder. The wave soldering process is suitable for the following:
• Through-hole components
• Leaded or leadless SMDs, which are glued to the surface of the printed circuit board
Not all SMDs can be wave soldered. Packages with solder balls, and some leadless
packages which have solder lands underneath the body, cannot be wave soldered. Also,
leaded SMDs with leads having a pitch smaller than ~0.6 mm cannot be wave soldered,
due to an increased probability of bridging.
The reflow soldering process involves applying solder paste to a board, followed by
component placement and exposure to a temperature profile. Leaded packages,
packages with solder balls, and leadless packages are all reflow solderable.
Key characteristics in both wave and reflow soldering are:
• Board specifications, including the board finish, solder masks and vias
• Package footprints, including solder thieves and orientation
• The moisture sensitivity level of the packages
• Package placement
• Inspection and repair
• Lead-free soldering versus SnPb soldering
15.3 Wave soldering
Key characteristics in wave soldering are:
• Process issues, such as application of adhesive and flux, clinching of leads, board
transport, the solder wave parameters, and the time during which components are
exposed to the wave
• Solder bath specifications, including temperature and impurities
PCA9545A_45B_45C
All information provided in this document is subject to legal disclaimers.
© NXP Semiconductors N.V. 2014. All rights reserved.
Product data sheet
Rev. 9 — 5 May 2014
23 of 32
PCA9545A/45B/45C
NXP Semiconductors
4-channel I2C-bus switch with interrupt logic and reset
15.4 Reflow soldering
Key characteristics in reflow soldering are:
• Lead-free versus SnPb soldering; note that a lead-free reflow process usually leads to
higher minimum peak temperatures (see Figure 25) than a SnPb process, thus
reducing the process window
• Solder paste printing issues including smearing, release, and adjusting the process
window for a mix of large and small components on one board
• Reflow temperature profile; this profile includes preheat, reflow (in which the board is
heated to the peak temperature) and cooling down. It is imperative that the peak
temperature is high enough for the solder to make reliable solder joints (a solder paste
characteristic). In addition, the peak temperature must be low enough that the
packages and/or boards are not damaged. The peak temperature of the package
depends on package thickness and volume and is classified in accordance with
Table 11 and 12
Table 11. SnPb eutectic process (from J-STD-020D)
Package thickness (mm) Package reflow temperature (C)
Volume (mm3)
< 350
235
350
220
< 2.5
2.5
220
220
Table 12. Lead-free process (from J-STD-020D)
Package thickness (mm) Package reflow temperature (C)
Volume (mm3)
< 350
260
350 to 2000
> 2000
260
< 1.6
260
250
245
1.6 to 2.5
> 2.5
260
245
250
245
Moisture sensitivity precautions, as indicated on the packing, must be respected at all
times.
Studies have shown that small packages reach higher temperatures during reflow
soldering, see Figure 25.
PCA9545A_45B_45C
All information provided in this document is subject to legal disclaimers.
© NXP Semiconductors N.V. 2014. All rights reserved.
Product data sheet
Rev. 9 — 5 May 2014
24 of 32
PCA9545A/45B/45C
NXP Semiconductors
4-channel I2C-bus switch with interrupt logic and reset
maximum peak temperature
= MSL limit, damage level
temperature
minimum peak temperature
= minimum soldering temperature
peak
temperature
time
001aac844
MSL: Moisture Sensitivity Level
Fig 25. Temperature profiles for large and small components
For further information on temperature profiles, refer to Application Note AN10365
“Surface mount reflow soldering description”.
PCA9545A_45B_45C
All information provided in this document is subject to legal disclaimers.
© NXP Semiconductors N.V. 2014. All rights reserved.
Product data sheet
Rev. 9 — 5 May 2014
25 of 32
PCA9545A/45B/45C
NXP Semiconductors
4-channel I2C-bus switch with interrupt logic and reset
16. Soldering: PCB footprints
ꢇꢋꢉꢐꢈ
ꢈꢉꢎꢈꢀꢌꢃꢈîꢍ
ꢇꢉꢏꢈ
ꢆꢉꢈꢈ ꢇꢇꢉꢈꢈ ꢇꢇꢉꢐꢈ
ꢇꢉꢃꢊꢀꢌꢇꢆîꢍ
VROGHUꢀODQGV
VRWꢇꢀꢉꢊꢇBIU
RFFXSLHGꢀDUHD
SODFHPHQWꢀDFFXUDF\ꢀꢀꢈꢉꢃꢏ
'LPHQVLRQVꢀLQꢀPP
Fig 26. PCB footprint for SOT163-1 (SO20); reflow soldering
ꢇꢉꢃꢈꢀꢌꢃîꢍ
ꢈꢉꢋꢀꢌꢃîꢍ
HQODUJHGꢀVROGHUꢀODQG
ꢇꢉꢏꢈ
ꢆꢉꢈꢈ ꢇꢇꢉꢈꢈ
ꢇꢇꢉꢐꢈ
ꢈꢉꢎꢈꢀꢌꢇꢆîꢍ
ꢇꢉꢃꢊꢀꢌꢇꢆîꢍ
ꢇꢋꢉꢐꢈ
ERDUGꢀGLUHFWLRQ
VROGHUꢀODQGV
VROGHUꢀUHVLVW
SODFHPHQWꢀDFFXUUDF\ꢀꢀꢈꢉꢃꢏ
VRWꢇꢀꢉꢊꢇBIZ
RFFXSLHGꢀDUHD
'LPHQVLRQVꢀLQꢀPP
Fig 27. PCB footprint for SOT163-1 (SO20); wave soldering
PCA9545A_45B_45C
All information provided in this document is subject to legal disclaimers.
© NXP Semiconductors N.V. 2014. All rights reserved.
Product data sheet
Rev. 9 — 5 May 2014
26 of 32
PCA9545A/45B/45C
NXP Semiconductors
4-channel I2C-bus switch with interrupt logic and reset
)RRWSULQWꢀLQIRUPDWLRQꢀIRUꢀUHIORZꢀVROGHULQJꢀRIꢀ76623ꢃꢇꢀSDFNDJH
627ꢄꢌꢇꢍꢂ
+[
*[
3ꢃ
ꢌꢈꢉꢇꢃꢏꢍ
ꢌꢈꢉꢇꢃꢏꢍ
+\ *\
%\ $\
&
'ꢃꢀꢌꢐ[ꢍ
'ꢇ
3ꢇ
*HQHULFꢀIRRWSULQWꢀSDWWHUQꢀ
5HIHUꢀWRꢀWKHꢀSDFNDJHꢀRXWOLQHꢀGUDZLQJꢀIRUꢀDFWXDOꢀOD\RXW
VROGHUꢀODQG
RFFXSLHGꢀDUHD
',0(16,216ꢀLQꢀPP
3ꢇ 3ꢃ $\
%\
&
'ꢇ
'ꢃ
*[
*\
+[
+\
ꢈꢉꢎꢏꢈ ꢈꢉꢊꢏꢈ ꢊꢉꢃꢈꢈ ꢐꢉꢏꢈꢈ ꢇꢉꢋꢏꢈ ꢈꢉꢐꢈꢈ ꢈꢉꢎꢈꢈ ꢎꢉꢅꢈꢈ ꢏꢉꢋꢈꢈ ꢊꢉꢋꢈꢈ ꢊꢉꢐꢏꢈ
VRWꢉꢀꢁꢊꢇBIU
Fig 28. PCB footprint for SOT360-1 (TSSOP20); reflow soldering
PCA9545A_45B_45C
All information provided in this document is subject to legal disclaimers.
© NXP Semiconductors N.V. 2014. All rights reserved.
Product data sheet
Rev. 9 — 5 May 2014
27 of 32
PCA9545A/45B/45C
NXP Semiconductors
4-channel I2C-bus switch with interrupt logic and reset
)RRWSULQWꢀLQIRUPDWLRQꢀIRUꢀUHIORZꢀVROGHULQJꢀRIꢀ+94)1ꢃꢇꢀSDFNDJH
627ꢌꢌꢃꢍꢂ
+[
*[
'
3
ꢈꢉꢈꢃꢏ
ꢈꢉꢈꢃꢏ
&
ꢌꢈꢉꢇꢈꢏꢍ
63[
63\
Q63[
+\ *\
6/\ %\
$\
Q63\
63[ꢀWRW
6/[
%[
$[
*HQHULFꢀIRRWSULQWꢀSDWWHUQꢀ
5HIHUꢀWRꢀWKHꢀSDFNDJHꢀRXWOLQHꢀGUDZLQJꢀIRUꢀDFWXDOꢀOD\RXW
VROGHUꢀODQG
VROGHUꢀSDVWHꢀGHSRVLW
VROGHUꢀODQGꢀSOXVꢀVROGHUꢀSDVWH
RFFXSLHGꢀDUHD
Q63[ Q63\
ꢃ
ꢃ
'LPHQVLRQVꢀLQꢀPP
$[
3
$\
%[
%\
&
'
6/[
6/\
63[ꢀWRW 63\ꢀWRW
ꢇꢉꢆꢈꢈ ꢇꢉꢆꢈꢈ
63[
63\
*[
*\
+[
+\
ꢈꢉꢎꢏꢈ ꢎꢉꢈꢈꢈ ꢎꢉꢈꢈꢈ ꢋꢉꢆꢈꢈ ꢋꢉꢆꢈꢈ ꢇꢉꢇꢈꢈ ꢈꢉꢋꢏꢈ ꢋꢉꢈꢈꢈ ꢋꢉꢈꢈꢈ
ꢈꢉꢎꢏꢈ ꢈꢉꢎꢏꢈ ꢏꢉꢋꢈꢈ ꢏꢉꢋꢈꢈ ꢎꢉꢃꢏꢈ ꢎꢉꢃꢏꢈ
ꢈꢊꢄꢈꢏꢄꢈꢊꢀ
,VVXHꢀGDWH
VRWꢀꢀꢅꢊꢇBIU
ꢈꢅꢄꢈꢎꢄꢇꢏ
Fig 29. PCB footprint for SOT662-1 (HVQFN20); reflow soldering
PCA9545A_45B_45C
All information provided in this document is subject to legal disclaimers.
© NXP Semiconductors N.V. 2014. All rights reserved.
Product data sheet
Rev. 9 — 5 May 2014
28 of 32
PCA9545A/45B/45C
NXP Semiconductors
4-channel I2C-bus switch with interrupt logic and reset
17. Abbreviations
Table 13. Abbreviations
Acronym
CDM
DUT
Description
Charged-Device Model
Device Under Test
ESD
ElectroStatic Discharge
Human Body Model
Integrated Circuit
HBM
IC
I2C-bus
LSB
Inter-Integrated Circuit bus
Least Significant Bit
Most Significant Bit
Printed-Circuit Board
Power-On Reset
MSB
PCB
POR
SMBus
System Management Bus
18. Revision history
Table 14. Revision history
Document ID
Release date
Data sheet status
Change notice
Supersedes
PCA9545A_45B_45C v.9 20140505
Product data sheet
-
PCA9545A_45B_45C v.8
Modifications:
• Section 6.4 “Power-on reset”, first paragraph, third sentence corrected from “Thereafter,
VDD must be lowered below 0.2 V to reset the device.”
to “Thereafter, VDD must be lowered below 0.2 V for at least 5 s in order to reset the
device.” (this is a correction to documentation only; no change to device)
• Table 8 “Static characteristics at VDD = 2.3 V to 3.6 V”: Table note [2] corrected by inserting
phrase “for at least 5 s” (this is a correction to documentation only; no change to device)
• Table 9 “Static characteristics at VDD = 4.5 V to 5.5 V”: Table note [2] corrected by inserting
phrase “for at least 5 s” (this is a correction to documentation only; no change to device)
PCA9545A_45B_45C v.8 20130514
PCA9545A_45B_45C v.7 20090619
PCA9545A_45B_45C v.6 20070319
PCA9545A_45B_45C v.5 20061017
Product data sheet
Product data sheet
Product data sheet
Product data sheet
Product data sheet
Product data sheet
Objective data sheet
Objective data sheet
-
-
-
-
-
-
-
-
PCA9545A_45B_45C v.7
PCA9545A_45B_45C v.6
PCA9545A_45B_45C v.5
PCA9545A v.4
PCA9545A v.4
PCA9545A v.3
PCA9545A v.2
PCA9545A v.1
20060925
20050303
20040929
20040728
PCA9545A v.3
PCA9545A v.2
PCA9545A v.1
-
PCA9545A_45B_45C
All information provided in this document is subject to legal disclaimers.
© NXP Semiconductors N.V. 2014. All rights reserved.
Product data sheet
Rev. 9 — 5 May 2014
29 of 32
PCA9545A/45B/45C
NXP Semiconductors
4-channel I2C-bus switch with interrupt logic and reset
19. Legal information
19.1 Data sheet status
Document status[1][2]
Product status[3]
Development
Definition
Objective [short] data sheet
This document contains data from the objective specification for product development.
This document contains data from the preliminary specification.
This document contains the product specification.
Preliminary [short] data sheet Qualification
Product [short] data sheet Production
[1]
[2]
[3]
Please consult the most recently issued document before initiating or completing a design.
The term ‘short data sheet’ is explained in section “Definitions”.
The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status
information is available on the Internet at URL http://www.nxp.com.
Suitability for use — NXP Semiconductors products are not designed,
19.2 Definitions
authorized or warranted to be suitable for use in life support, life-critical or
safety-critical systems or equipment, nor in applications where failure or
malfunction of an NXP Semiconductors product can reasonably be expected
to result in personal injury, death or severe property or environmental
damage. NXP Semiconductors and its suppliers accept no liability for
inclusion and/or use of NXP Semiconductors products in such equipment or
applications and therefore such inclusion and/or use is at the customer’s own
risk.
Draft — The document is a draft version only. The content is still under
internal review and subject to formal approval, which may result in
modifications or additions. NXP Semiconductors does not give any
representations or warranties as to the accuracy or completeness of
information included herein and shall have no liability for the consequences of
use of such information.
Short data sheet — A short data sheet is an extract from a full data sheet
with the same product type number(s) and title. A short data sheet is intended
for quick reference only and should not be relied upon to contain detailed and
full information. For detailed and full information see the relevant full data
sheet, which is available on request via the local NXP Semiconductors sales
office. In case of any inconsistency or conflict with the short data sheet, the
full data sheet shall prevail.
Applications — Applications that are described herein for any of these
products are for illustrative purposes only. NXP Semiconductors makes no
representation or warranty that such applications will be suitable for the
specified use without further testing or modification.
Customers are responsible for the design and operation of their applications
and products using NXP Semiconductors products, and NXP Semiconductors
accepts no liability for any assistance with applications or customer product
design. It is customer’s sole responsibility to determine whether the NXP
Semiconductors product is suitable and fit for the customer’s applications and
products planned, as well as for the planned application and use of
customer’s third party customer(s). Customers should provide appropriate
design and operating safeguards to minimize the risks associated with their
applications and products.
Product specification — The information and data provided in a Product
data sheet shall define the specification of the product as agreed between
NXP Semiconductors and its customer, unless NXP Semiconductors and
customer have explicitly agreed otherwise in writing. In no event however,
shall an agreement be valid in which the NXP Semiconductors product is
deemed to offer functions and qualities beyond those described in the
Product data sheet.
NXP Semiconductors does not accept any liability related to any default,
damage, costs or problem which is based on any weakness or default in the
customer’s applications or products, or the application or use by customer’s
third party customer(s). Customer is responsible for doing all necessary
testing for the customer’s applications and products using NXP
Semiconductors products in order to avoid a default of the applications and
the products or of the application or use by customer’s third party
customer(s). NXP does not accept any liability in this respect.
19.3 Disclaimers
Limited warranty and liability — Information in this document is believed to
be accurate and reliable. However, NXP Semiconductors does not give any
representations or warranties, expressed or implied, as to the accuracy or
completeness of such information and shall have no liability for the
consequences of use of such information. NXP Semiconductors takes no
responsibility for the content in this document if provided by an information
source outside of NXP Semiconductors.
Limiting values — Stress above one or more limiting values (as defined in
the Absolute Maximum Ratings System of IEC 60134) will cause permanent
damage to the device. Limiting values are stress ratings only and (proper)
operation of the device at these or any other conditions above those given in
the Recommended operating conditions section (if present) or the
Characteristics sections of this document is not warranted. Constant or
repeated exposure to limiting values will permanently and irreversibly affect
the quality and reliability of the device.
In no event shall NXP Semiconductors be liable for any indirect, incidental,
punitive, special or consequential damages (including - without limitation - lost
profits, lost savings, business interruption, costs related to the removal or
replacement of any products or rework charges) whether or not such
damages are based on tort (including negligence), warranty, breach of
contract or any other legal theory.
Terms and conditions of commercial sale — NXP Semiconductors
products are sold subject to the general terms and conditions of commercial
sale, as published at http://www.nxp.com/profile/terms, unless otherwise
agreed in a valid written individual agreement. In case an individual
agreement is concluded only the terms and conditions of the respective
agreement shall apply. NXP Semiconductors hereby expressly objects to
applying the customer’s general terms and conditions with regard to the
purchase of NXP Semiconductors products by customer.
Notwithstanding any damages that customer might incur for any reason
whatsoever, NXP Semiconductors’ aggregate and cumulative liability towards
customer for the products described herein shall be limited in accordance
with the Terms and conditions of commercial sale of NXP Semiconductors.
Right to make changes — NXP Semiconductors reserves the right to make
changes to information published in this document, including without
limitation specifications and product descriptions, at any time and without
notice. This document supersedes and replaces all information supplied prior
to the publication hereof.
No offer to sell or license — Nothing in this document may be interpreted or
construed as an offer to sell products that is open for acceptance or the grant,
conveyance or implication of any license under any copyrights, patents or
other industrial or intellectual property rights.
PCA9545A_45B_45C
All information provided in this document is subject to legal disclaimers.
© NXP Semiconductors N.V. 2014. All rights reserved.
Product data sheet
Rev. 9 — 5 May 2014
30 of 32
PCA9545A/45B/45C
NXP Semiconductors
4-channel I2C-bus switch with interrupt logic and reset
Export control — This document as well as the item(s) described herein
may be subject to export control regulations. Export might require a prior
authorization from competent authorities.
own risk, and (c) customer fully indemnifies NXP Semiconductors for any
liability, damages or failed product claims resulting from customer design and
use of the product for automotive applications beyond NXP Semiconductors’
standard warranty and NXP Semiconductors’ product specifications.
Non-automotive qualified products — Unless this data sheet expressly
states that this specific NXP Semiconductors product is automotive qualified,
the product is not suitable for automotive use. It is neither qualified nor tested
in accordance with automotive testing or application requirements. NXP
Semiconductors accepts no liability for inclusion and/or use of
Translations — A non-English (translated) version of a document is for
reference only. The English version shall prevail in case of any discrepancy
between the translated and English versions.
non-automotive qualified products in automotive equipment or applications.
19.4 Trademarks
Notice: All referenced brands, product names, service names and trademarks
are the property of their respective owners.
In the event that customer uses the product for design-in and use in
automotive applications to automotive specifications and standards, customer
(a) shall use the product without NXP Semiconductors’ warranty of the
product for such automotive applications, use and specifications, and (b)
whenever customer uses the product for automotive applications beyond
NXP Semiconductors’ specifications such use shall be solely at customer’s
I2C-bus — logo is a trademark of NXP Semiconductors N.V.
20. Contact information
For more information, please visit: http://www.nxp.com
For sales office addresses, please send an email to: salesaddresses@nxp.com
PCA9545A_45B_45C
All information provided in this document is subject to legal disclaimers.
© NXP Semiconductors N.V. 2014. All rights reserved.
Product data sheet
Rev. 9 — 5 May 2014
31 of 32
PCA9545A/45B/45C
NXP Semiconductors
4-channel I2C-bus switch with interrupt logic and reset
21. Contents
1
General description. . . . . . . . . . . . . . . . . . . . . . 1
2
Features and benefits . . . . . . . . . . . . . . . . . . . . 1
Ordering information. . . . . . . . . . . . . . . . . . . . . 2
Ordering options. . . . . . . . . . . . . . . . . . . . . . . . 2
Block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . 3
3
3.1
4
5
5.1
5.2
Pinning information. . . . . . . . . . . . . . . . . . . . . . 4
Pinning . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4
Pin description . . . . . . . . . . . . . . . . . . . . . . . . . 5
6
Functional description . . . . . . . . . . . . . . . . . . . 6
Device address. . . . . . . . . . . . . . . . . . . . . . . . . 6
Control register. . . . . . . . . . . . . . . . . . . . . . . . . 7
Control register definition . . . . . . . . . . . . . . . . . 7
Interrupt handling . . . . . . . . . . . . . . . . . . . . . . . 8
RESET input. . . . . . . . . . . . . . . . . . . . . . . . . . . 8
Power-on reset . . . . . . . . . . . . . . . . . . . . . . . . . 9
Voltage translation . . . . . . . . . . . . . . . . . . . . . . 9
6.1
6.2
6.2.1
6.2.2
6.3
6.4
6.5
7
Characteristics of the I2C-bus . . . . . . . . . . . . 10
Bit transfer . . . . . . . . . . . . . . . . . . . . . . . . . . . 10
START and STOP conditions . . . . . . . . . . . . . 10
System configuration . . . . . . . . . . . . . . . . . . . 11
Acknowledge . . . . . . . . . . . . . . . . . . . . . . . . . 11
Bus transactions. . . . . . . . . . . . . . . . . . . . . . . 12
7.1
7.2
7.3
7.4
7.5
8
Application design-in information . . . . . . . . . 13
Limiting values. . . . . . . . . . . . . . . . . . . . . . . . . 14
Thermal characteristics . . . . . . . . . . . . . . . . . 14
Static characteristics. . . . . . . . . . . . . . . . . . . . 15
Dynamic characteristics . . . . . . . . . . . . . . . . . 17
Test information. . . . . . . . . . . . . . . . . . . . . . . . 19
Package outline . . . . . . . . . . . . . . . . . . . . . . . . 20
9
10
11
12
13
14
15
Soldering of SMD packages . . . . . . . . . . . . . . 23
Introduction to soldering . . . . . . . . . . . . . . . . . 23
Wave and reflow soldering . . . . . . . . . . . . . . . 23
Wave soldering. . . . . . . . . . . . . . . . . . . . . . . . 23
Reflow soldering. . . . . . . . . . . . . . . . . . . . . . . 24
15.1
15.2
15.3
15.4
16
17
18
Soldering: PCB footprints. . . . . . . . . . . . . . . . 26
Abbreviations. . . . . . . . . . . . . . . . . . . . . . . . . . 29
Revision history. . . . . . . . . . . . . . . . . . . . . . . . 29
19
Legal information. . . . . . . . . . . . . . . . . . . . . . . 30
Data sheet status . . . . . . . . . . . . . . . . . . . . . . 30
Definitions. . . . . . . . . . . . . . . . . . . . . . . . . . . . 30
Disclaimers. . . . . . . . . . . . . . . . . . . . . . . . . . . 30
Trademarks. . . . . . . . . . . . . . . . . . . . . . . . . . . 31
19.1
19.2
19.3
19.4
20
21
Contact information. . . . . . . . . . . . . . . . . . . . . 31
Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32
Please be aware that important notices concerning this document and the product(s)
described herein, have been included in section ‘Legal information’.
© NXP Semiconductors N.V. 2014.
All rights reserved.
For more information, please visit: http://www.nxp.com
For sales office addresses, please send an email to: salesaddresses@nxp.com
Date of release: 5 May 2014
Document identifier: PCA9545A_45B_45C
相关型号：
PCA9545ADGVRG4
4-Channel I<sup>2</sup>C And SMBus Multiplexer With Interrupt Logic And Reset Functions 20-TVSOP -40 to 85
TI
PCA9545ADWRG4
9545 SERIES, 4 LINE TO 1 LINE MULTIPLEXER, TRUE OUTPUT, PDSO20, GREEN, PLASTIC, SOIC-20
TI
PCA9545APW,112
PCA9545A/45B/45C - 4-channel I²C-bus switch with interrupt logic and reset TSSOP2 20-Pin
NXP
PCA9545APW,118
PCA9545A/45B/45C - 4-channel I²C-bus switch with interrupt logic and reset TSSOP2 20-Pin
NXP
©2020 ICPDF网 联系我们和版权申明