PCA9745BTWQ900_技术文档

PCA9745B

16-channel SPI serial bus 57 mA/20 V constant current LED

driver

Rev. 1 — 16 June 2016

Product data sheet

1. General description

The PCA9745B is a daisy-chain SPI-compatible 4-wire serial bus controlled 16-channel

constant current LED driver optimized for dimming and blinking 57 mA

Red/Green/Blue/Amber (RGBA) LEDs in amusement products. Each LED output has its

own 8-bit resolution (256 steps) fixed frequency individual PWM controller that operates at

31.25 kHz with a duty cycle that is adjustable from 0 % to 100 % to allow the LED to be

set to a specific brightness value. An additional 8-bit resolution (256 steps) group PWM

controller has both a fixed frequency of 122 Hz and an adjustable frequency between

15 Hz to once every 16.8 seconds with a duty cycle that is adjustable from 0 % to 99.6 %

that is used to either dim or blink all LEDs with the same value.

Each LED output can be off, on (no PWM control), set at its individual PWM controller

value or at both individual and group PWM controller values. The PCA9745B operates

with a supply voltage range of 3 V to 5.5 V and the constant current sink LED outputs

allow up to 20 V for the LED supply. The output peak current is adjustable with an 8-bit

linear DAC from 225 A to 57 mA.

Gradation control for all current sources is achieved via the 4-wire serial bus interface and

allows user to ramp current automatically without MCU intervention. 8-bit DACs are

available to adjust brightness levels for each LED current source. There are four

selectable gradation control groups and each group has independently four registers to

control ramp-up and ramp-down rate, step time, hold ON/OFF time and final hold ON

output current. Two gradation operation modes are available for each group, one is single

shot mode (output pattern once) and the other is continuous mode (output pattern repeat).

Each channel can be set to either gradation mode or normal mode and assigned to any

one of these four gradation control groups.

This device has built-in open, short load and overtemperature detection circuitry. The error

information from the corresponding register can be read via the 4-wire serial bus.

Additionally, a thermal shutdown feature protects the device when internal junction

temperature exceeds the limit allowed for the process.

The PCA9745B device is designed to use 4-wire read/write serial bus with higher data

clock frequency (up to 25 MHz).

The active LOW output enable input pin (OE) blinks all the LED outputs and can be used

to externally PWM the outputs, which is useful when multiple devices need to be dimmed

or blinked together without using software control.

PCA9745B

NXP Semiconductors

16-channel SPI serial bus 57 mA/20 V constant current LED driver

2. Features and benefits

 16 LED drivers. Each output programmable at:

 Off

 On

 Programmable LED brightness

 Programmable group dimming/blinking mixed with individual LED brightness

 Programmable LED output delay to reduce EMI and surge currents

 Gradation control for all channels

 Each channel can assign to one of four gradation control groups

 Programmable gradation time and rate for ramp-up and/or ramp-down operations

 Programmable step time (6-bit) from 0.5 ms (minimum) to 512 ms (maximum)

 Programmable hold-on time after ramp-up and hold-off time after ramp-down (3-bit)

from 0 s to 6 s

 Programmable final ramp-up and hold-on current

 Programmable brightness current output adjustment, either linear or exponential

curve

 16 constant current output channels can sink up to 57 mA, tolerate up to 20 V when

OFF

 Output current adjusted through an external resistor (REXT input)

 Output current accuracy

 4 % between output channels

 6 % between PCA9745B devices

 Open/short load/overtemperature detection mode to detect individual LED errors

 4-wire serial bus interface with 25 MHz data clock rate

 256-step (8-bit) linear programmable brightness per LED output varying from fully off

(default) to maximum brightness fully ON using a 31.25 kHz PWM signal

 256-step group brightness control allows general dimming (using a 122 Hz PWM

signal) from fully off to maximum brightness (default)

 256-step group blinking with frequency programmable from 15 Hz to 16.8 s and duty

cycle from 0 % to 99.6 %

 Active LOW Output Enable (OE) input pin allows for hardware blinking and dimming of

the LEDs

 8 MHz internal oscillator requires no external components

 Internal power-on reset

 Noise filter on SDI/SCLK inputs

 No glitch on LEDn outputs on power-up

 Low standby current

 Operating power supply voltage (V_DD) range of 3 V to 5.5 V

 5.5 V tolerant inputs on non-LED pins

 40 C to +105 C operation

 ESD protection exceeds 4 kV HBM per JESD22-A114

 Latch-up testing is done to JEDEC Standard JESD78 which exceeds 100 mA

 Packages offered: HTSSOP28

PCA9745B

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 1 — 16 June 2016

2 of 48

PCA9745B

NXP Semiconductors

16-channel SPI serial bus 57 mA/20 V constant current LED driver

3. Applications

 Amusement products

 RGB or RGBA LED drivers

 LED status information

 LED displays

 LCD backlights

 Keypad backlights for cellular phones or handheld devices

 Fade-in and fade-out for breathlight control

 Automotive lighting (PCA9745BTW/Q900)

4. Ordering information

Table 1.

Ordering information

Type number

Topside mark

Package

Name

Description

Version

PCA9745BTW

HTSSOP28

plastic thermal enhanced thin shrink small

outline package; 28 leads; body width 4.4 mm;

lead pitch 0.65 mm; exposed die pad

SOT1172-3

PCA9745BTW/Q900^[1]

PCA9745BTW

HTSSOP28

plastic thermal enhanced thin shrink small

outline package; 28 leads; body width 4.4 mm;

lead pitch 0.65 mm; exposed die pad

SOT1172-3

[1] AEC-Q100 compliant.

4.1 Ordering options

Table 2.

Ordering options

Type number

Orderable part

number

Package

Packing method

Minimum Temperature

order

quantity

PCA9745BTW

PCA9745BTWJ

HTSSOP28 Reel 13" Q1/T1

*Standard mark SMD

2500

T_amb= 40 C to +105 C

PCA9745BTW/Q900 PCA9745BTW/Q900J HTSSOP28 Reel 13" Q1/T1

*Standard mark SMD

2500

T_amb= 40 C to +105 C

PCA9745B

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 1 — 16 June 2016

3 of 48

PCA9745B

NXP Semiconductors

16-channel SPI serial bus 57 mA/20 V constant current LED driver

5. Block diagram

REXT

LED0

LED1

LED14

LED15

I/O

REGULATOR

PCA9745B

DAC0

SCLK

INPUT FILTER

DAC1

SDI

individual LED

current setting

8-bit DACs

CS

4-WIRE

SERIAL BUS

CONTROL

DAC

14

SDO

DAC

15

POWER-ON

RESET

V

DD

OUTPUT DRIVER, DELAY CONTROL,

AND THERMAL SHUTDOWN

V

SS

INPUT

FILTER

LED STATE

RESET

SELECT

REGISTER

PWM

GRADATION

CONTROL

REGISTER X

BRIGHTNESS

CONTROL

MUX/

CONTROL

÷ 256

31.25 kHz

GRPFREQ

REGISTER

GRPPWM

8 MHz

OSCILLATOR

REGISTER

DIM CLOCK

'0' – permanently OFF

'1' – permanently ON

OE

aaa-019148

Dim repetition rate = 122 Hz

Blink repetition rate = 15 Hz to every 16.8 seconds

Fig 1. Block diagram of PCA9745B

PCA9745B

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 1 — 16 June 2016

4 of 48

PCA9745B

NXP Semiconductors

16-channel SPI serial bus 57 mA/20 V constant current LED driver

6. Pinning information

6.1 Pinning

1

2

28 V

DD

REXT

27 SDI

V

SS

3

26 SCLK

25 RESET

SDO

CS

PCA9745BTW

4

5

24 V

SS

OE

6

23 LED15

22 LED14

21 LED13

20 LED12

LED0

LED1

LED2

LED3

7

8

9

(1)

10

11

12

13

14

19 V

SS

V

SS

18 LED11

17 LED10

16 LED9

15 LED8

LED4

LED5

LED6

LED7

aaa-019149

(1) Thermal pad; connected to V_SS

.

Fig 2. Pin configuration for HTSSOP28

6.2 Pin description

Table 3.

Symbol

Pin description

Type

I

Description

REXT

SDO

1

current set resistor input; resistor to ground

serial data output

active LOW chip select

active LOW output enable for LEDs

LED driver 0

3

O

I

CS

4

OE

5

I

LED0

LED1

LED2

LED3

LED4

LED5

LED6

LED7

LED8

LED9

LED10

LED11

LED12

LED13

6

O

7

LED driver 1

8

LED driver 2

9

LED driver 3

11

12

13

14

15

16

17

18

20

21

LED driver 4

LED driver 5

LED driver 6

LED driver 7

LED driver 8

LED driver 9

LED driver 10

LED driver 11

LED driver 12

LED driver 13

PCA9745B

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 1 — 16 June 2016

5 of 48

PCA9745B

NXP Semiconductors

16-channel SPI serial bus 57 mA/20 V constant current LED driver

Table 3.

Pin description …continued

Symbol

LED14

LED15

RESET

22

Type

Description

LED driver 14

LED driver 15

O

I

23

25

active LOW reset input with external 10 k

pull-up resistor

SCLK

SDI

26

I

serial clock line

serial data input

supply ground

27

I

V_SS

2, 10, 19, 24 ^[1]

ground

V_DD

28

power supply supply voltage

[1] HTSSOP28 package supply ground is connected to both V_SSpins and exposed center pad. V_SSpins must

be connected to supply ground for proper device operation. For enhanced thermal, electrical, and board

level performance, the exposed pad needs to be soldered to the board using a corresponding thermal pad

on the board and for proper heat conduction through the board, thermal vias need to be incorporated in the

printed-circuit board in the thermal pad region.

7. Functional description

Refer to Figure 1 “Block diagram of PCA9745B”.

7.1 Register address and data

Following a chip select (CS) asserted condition (from HIGH to LOW), the data transfers

are (16  n) bits wide (where ‘n’ is the number of slaves in the chain) with MSB transferred

first. The first 7 bits are the address of the register to be accessed. The eighth bit indicates

the types of access — read (= 1) or write (= 0). The second group of 8 bits consists of data

as shown in Figure 3.

See Section 8 “Characteristics of the 4-wire SPI serial-bus interface” for more detail.

7-bit register address

data byte

D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0

(MSB) (LSB)

R/W

aaa-011888

Fig 3. Register address and data format for each slave

7.2 Register definitions

Table 4.

Register

Register summary

D6 D5 D4 D3 D2 D1 D0 Name

Type

Function

number (hex)

00h

01h

02h

03h

04h

05h

0

1

0

1

0

1

0

1

0

1

MODE1

read/write Mode register 1

read/write Mode register 2

read/write LED output state 0

read/write LED output state 1

read/write LED output state 2

read/write LED output state 3

MODE2

LEDOUT0

LEDOUT1

LEDOUT2

LEDOUT3

PCA9745B

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 1 — 16 June 2016

6 of 48

PCA9745B

NXP Semiconductors

16-channel SPI serial bus 57 mA/20 V constant current LED driver

Table 4.

Register summary …continued

D6 D5 D4 D3 D2 D1 D0 Name

Register

Type

Function

number (hex)

06h

07h

08h

09h

0Ah

0Bh

0Ch

0Dh

0Eh

0Fh

10h

11h

12h

13h

14h

15h

16h

17h

18h

19h

1Ah

1Bh

1Ch

1Dh

1Eh

1Fh

20h

21h

22h

23h

24h

25h

26h

27h

28h

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

GRPPWM

GRPFREQ

PWM0

PWM1

PWM2

PWM3

PWM4

PWM5

PWM6

PWM7

PWM8

PWM9

PWM10

PWM11

PWM12

PWM13

PWM14

PWM15

IREF0

read/write group duty cycle control

read/write group frequency

read/write brightness control LED0

read/write brightness control LED1

read/write brightness control LED2

read/write brightness control LED3

read/write brightness control LED4

read/write brightness control LED5

read/write brightness control LED6

read/write brightness control LED7

read/write brightness control LED8

read/write brightness control LED9

read/write brightness control LED10

read/write brightness control LED11

read/write brightness control LED12

read/write brightness control LED13

read/write brightness control LED14

read/write brightness control LED15

read/write output gain control register 0

read/write output gain control register 1

read/write output gain control register 2

read/write output gain control register 3

read/write output gain control register 4

read/write output gain control register 5

read/write output gain control register 6

read/write output gain control register 7

read/write output gain control register 8

read/write output gain control register 9

read/write output gain control register 10

read/write output gain control register 11

read/write output gain control register 12

read/write output gain control register 13

read/write output gain control register 14

read/write output gain control register 15

IREF1

IREF2

IREF3

IREF4

IREF5

IREF6

IREF7

IREF8

IREF9

IREF10

IREF11

IREF12

IREF13

IREF14

IREF15

RAMP_RATE_GRP0 read/write ramp enable and rate control

for group 0

29h

2Ah

0

1

0

1

0

1

0

STEP_TIME_GRP0

read/write step time control for group 0

HOLD_CNTL_GRP0 read/write hold ON/OFF time control for

group 0

2Bh

0

1

0

1

0

1

IREF_GRP0

read/write output gain control for group 0

PCA9745B

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 1 — 16 June 2016

7 of 48

PCA9745B

NXP Semiconductors

16-channel SPI serial bus 57 mA/20 V constant current LED driver

Table 4.

Register summary …continued

D6 D5 D4 D3 D2 D1 D0 Name

Register

Type

Function

number (hex)

2Ch

0

1

0

1

0

RAMP_RATE_GRP1 read/write ramp enable and rate control

for group 1

2Dh

2Eh

0

1

0

1

0

1

0

STEP_TIME_GRP1

read/write step time control for group 1

HOLD_CNTL_GRP1 read/write hold ON/OFF time control for

group 1

2Fh

30h

0

1

0

1

0

1

0

1

0

1

0

IREF_GRP1

read/write output gain control for group 1

RAMP_RATE_GRP2 read/write ramp enable and rate control

for group 2

31h

32h

0

1

0

1

0

STEP_TIME_GRP2

read/write step time control for group 2

HOLD_CNTL_GRP2 read/write hold ON/OFF time control for

group 2

33h

34h

0

1

0

1

0

1

0

IREF_GRP2

read/write output gain control for group 2

RAMP_RATE_GRP3 read/write ramp enable and rate control

for group 3

35h

36h

0

1

0

1

0

1

0

STEP_TIME_GRP3

read/write step time control for group 3

HOLD_CNTL_GRP3 read/write hold ON/OFF time control for

group 3

37h

38h

0

1

0

1

0

1

0

1

0

IREF_GRP3

read/write output gain control for group 3

GRAD_MODE_SEL0 read/write gradation mode select register

for channel 7 to channel 0

39h

3Ah

3Bh

3Ch

3Dh

3Eh

0

1

0

1

0

1

0

1

0

1

0

1

0

GRAD_MODE_SEL1 read/write gradation mode select register

for channel 15 to channel 8

GRAD_GRP_SEL0

GRAD_GRP_SEL1

GRAD_GRP_SEL2

GRAD_GRP_SEL3

GRAD_CNTL

read/write gradation group select for

channel 3 to channel 0

read/write gradation group select for

channel 7 to channel 4

read/write gradation group select for

channel 11 to channel 8

read/write gradation group select for

channel 15 to channel 12

read/write gradation control register for all

four groups

3Fh

40h

41h

0

1

0

1

0

1

0

1

0

1

0

1

0

1

OFFSET

PWMALL

IREFALL

read/write Offset/delay on LEDn outputs

write only brightness control for all LEDn

write only output gain control for all

registers IREF0 to IREF15

42h

43h

44h

45h

46h

to

1

:

0

:

0

:

0

:

0

1

:

1

0

1

:

0

1

0

1

0

:

EFLAG0

EFLAG1

EFLAG2

EFLAG3

read only output error flag 0

read only output error flag 1

read only output error flag 2

read only output error flag 3

reserved^[1]

read only not used

7Fh

1

[1] Reserved registers should not be written to and will always read back as zeros.

PCA9745B

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 1 — 16 June 2016

8 of 48

PCA9745B

NXP Semiconductors

16-channel SPI serial bus 57 mA/20 V constant current LED driver

7.2.1 MODE1 — Mode register 1

Table 5.

MODE1 - Mode register 1 (address 00h) bit description

Legend: * default value.

Bit

7

Symbol

Access

Value

Description

reserved

-

read only 0*

6

-

R/W

0*

1

reserved

5

-

reserved

4

SLEEP

Normal mode^[1].

Low-power mode. Oscillator off^[2][3]

reserved

.

3

2

1

0

-

R/W

0*

reserved

[1] It takes 500 s max. for the oscillator to be up and running once SLEEP bit has been set to logic 0. Timings

on LEDn outputs are not guaranteed if PWMx, GRPPWM or GRPFREQ registers are accessed within the

500 s window.

[2] No blinking, dimming or gradation control is possible when the oscillator is off.

[3] The device must be reset if the LED driver output state is set to LDRx=11 after the device is set back to

Normal mode.

7.2.2 MODE2 — Mode register 2

Table 6.

MODE2 - Mode register 2 (address 01h) bit description

Legend: * default value.

Bit Symbol

Access

Value Description

7

6

OVERTEMP

ERROR

read only

0*

1

O.K.

overtemperature condition

no error at LED outputs

read only

R/W

0*

1

any open or short-circuit detected in error flag

registers (EFLAGn)

5

4

DMBLNK

CLRERR

0*

1

group control = dimming

group control = blinking

self clear after write ‘1’

write only 0*

1

Write ‘1’ to clear all error status bits in EFLAGn

register and ERROR (bit 6). The EFLAGn and

ERROR bit will set to ‘1’ if open or short-circuit is

detected again.

3

2

-

R/W

0*

1

reserved

EXP_EN

linear adjustment for gradation control

exponential adjustment for gradation control

1

0

-

read only

0*

1*

reserved

Brightness adjustment for gradation control is either linear or exponential by setting the

EXP_EN bit as shown in Figure 4. When EXP_EN = 0, linear adjustment scale is used.

When EXP_EN = 1, exponential scale is used.

PCA9745B

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 1 — 16 June 2016

9 of 48

PCA9745B

NXP Semiconductors

16-channel SPI serial bus 57 mA/20 V constant current LED driver

002aah635

255

IREF_OUT

200

EXP_EN = 0

150

100

EXP_EN = 1

50

0

50

100

150

200

255

IREF_IN

Fig 4. Linear and exponential adjustment curves

PCA9745B

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 1 — 16 June 2016

10 of 48

PCA9745B

NXP Semiconductors

16-channel SPI serial bus 57 mA/20 V constant current LED driver

7.2.3 LEDOUT0 to LEDOUT3, LED driver output state

Table 7.

LEDOUT0 to LEDOUT3 - LED driver output state registers (address 02h to 05h)

bit description

Legend: * default value.

Address Register

Bit

Symbol

Access

R/W

Value

10*

Description

02h

03h

04h

05h

LEDOUT0

LEDOUT1

LEDOUT2

LEDOUT3

7:6 LDR3

5:4 LDR2

3:2 LDR1

1:0 LDR0

7:6 LDR7

5:4 LDR6

3:2 LDR5

1:0 LDR4

7:6 LDR11

5:4 LDR10

3:2 LDR9

1:0 LDR8

7:6 LDR15

5:4 LDR14

3:2 LDR13

1:0 LDR12

LED3 output state control

LED2 output state control

LED1 output state control

LED0 output state control

LED7 output state control

LED6 output state control

LED5 output state control

LED4 output state control

LED11 output state control

LED10 output state control

LED9 output state control

LED8 output state control

LED15 output state control

LED14 output state control

LED13 output state control

LED12 output state control

LDRx = 00 — LED driver x is off (x = 0 to 15).

LDRx = 01 — LED driver x is fully on (individual brightness and group dimming/blinking

not controlled). The OE pin can be used as external dimming/blinking control in this state.

LDRx = 10 — LED driver x individual brightness can be controlled through its PWMx

register (default power-up state) or PWMALL register for all LEDn outputs.

LDRx = 11 — LED driver x individual brightness and group dimming/blinking can be

controlled through its PWMx register and the GRPPWM registers.

Remark: Setting the device in low power mode while being on group dimming/blinking

mode (LDRx = 11) may cause the LED output state to be in an unknown state after the

device is set back to normal mode. The device must be reset and all register values

reprogrammed.

7.2.4 GRPPWM, group duty cycle control

Table 8.

GRPPWM - Group brightness control register (address 06h) bit description

Legend: * default value

Address Register

Bit

Symbol

Access

Value

Description

06h

GRPPWM

7:0 GDC[7:0]

R/W

1111 1111*

GRPPWM register

When DMBLNK bit (MODE2 register) is programmed with logic 0, a 122 Hz fixed

frequency signal is superimposed with the 31.25 kHz individual brightness control signal.

GRPPWM is then used as a global brightness control allowing the LED outputs to be

dimmed with the same value. The value in GRPFREQ is then a ‘Don’t care’.

PCA9745B

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 1 — 16 June 2016

11 of 48

PCA9745B

NXP Semiconductors

16-channel SPI serial bus 57 mA/20 V constant current LED driver

General brightness for the 16 outputs is controlled through 255 linear steps from 00h

(0 % duty cycle = LED output off) to FFh (99.6 % duty cycle = maximum brightness).

Applicable to LED outputs programmed with LDRx = 11 (LEDOUT0 to LEDOUT3

registers).

When DMBLNK bit is programmed with logic 1, GRPPWM and GRPFREQ registers

define a global blinking pattern, where GRPFREQ contains the blinking period (from

67 ms to 16.8 s) and GRPPWM the duty cycle (ON/OFF ratio in %).

GDC7:0

--------------------------

duty cycle =

(1)

256

7.2.5 GRPFREQ, group frequency

Table 9.

GRPFREQ - Group frequency register (address 07h) bit description

Legend: * default value.

Address Register

Bit

Symbol

Access

Value

Description

07h

GRPFREQ 7:0 GFRQ[7:0] R/W

0000 0000* GRPFREQ register

GRPFREQ is used to program the global blinking period when DMBLNK bit (MODE2

register) is equal to 1. Value in this register is a ‘Don’t care’ when DMBLNK = 0.

Applicable to LED outputs programmed with LDRx = 11 (LEDOUT0 to LEDOUT3

registers).

Blinking period is controlled through 256 linear steps from 00h (67 ms, frequency 15 Hz)

to FFh (16.8 s).

GFRQ7:0 + 1

---------------------------------------

global blinking period =

s

(2)

15.26

7.2.6 PWM0 to PWM15, individual brightness control

Table 10. PWM0 to PWM15 - PWM registers 0 to 15 (address 08h to 17h) bit description

Legend: * default value.

Address Register Bit

Symbol

Access Value

Description

08h

09h

0Ah

0Bh

0Ch

0Dh

0Eh

0Fh

10h

11h

12h

13h

14h

PWM0

PWM1

PWM2

PWM3

PWM4

PWM5

PWM6

PWM7

PWM8

PWM9

7:0

IDC0[7:0]

IDC1[7:0]

IDC2[7:0]

IDC3[7:0]

IDC4[7:0]

IDC5[7:0]

IDC6[7:0]

IDC7[7:0]

IDC8[7:0]

IDC9[7:0]

R/W

0000 0000* PWM0 Individual Duty Cycle

0000 0000* PWM1 Individual Duty Cycle

0000 0000* PWM2 Individual Duty Cycle

0000 0000* PWM3 Individual Duty Cycle

0000 0000* PWM4 Individual Duty Cycle

0000 0000* PWM5 Individual Duty Cycle

0000 0000* PWM6 Individual Duty Cycle

0000 0000* PWM7 Individual Duty Cycle

0000 0000* PWM8 Individual Duty Cycle

0000 0000* PWM9 Individual Duty Cycle

0000 0000* PWM10 Individual Duty Cycle

0000 0000* PWM11 Individual Duty Cycle

0000 0000* PWM12 Individual Duty Cycle

PWM10 7:0

PWM11 7:0

PWM12 7:0

IDC10[7:0] R/W

IDC11[7:0] R/W

IDC12[7:0] R/W

PCA9745B

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 1 — 16 June 2016

12 of 48

PCA9745B

NXP Semiconductors

16-channel SPI serial bus 57 mA/20 V constant current LED driver

Table 10. PWM0 to PWM15 - PWM registers 0 to 15 (address 08h to 17h) bit description

…continued

Address Register Bit

Symbol

Access Value

Description

15h

16h

17h

PWM13 7:0

PWM14 7:0

PWM15 7:0

IDC13[7:0] R/W

IDC14[7:0] R/W

IDC15[7:0] R/W

0000 0000* PWM13 Individual Duty Cycle

0000 0000* PWM14 Individual Duty Cycle

0000 0000* PWM15 Individual Duty Cycle

A 31.25 kHz fixed frequency signal is used for each output. Duty cycle is controlled

through 255 linear steps from 00h (0 % duty cycle = LED output off) to FEh

(99.2 % duty cycle = LED output at maximum brightness) and FFh (100 % duty cycle =

LED output completed ON). Applicable to LED outputs programmed with LDRx = 10 or 11

(LEDOUT0 to LEDOUT3 registers).

IDCx7:0

---------------------------

duty cycle =

(3)

256

Remark: The first lower end 8 steps of PWM and the last (higher end) steps of PWM will

not have effective brightness control of LEDs due to edge rate control of LED output pins.

7.2.7 IREF0 to IREF15, LED output current value registers

These registers reflect the gain settings for output current for LED0 to LED15.

Table 11. IREF0 to IREF15 - LED output gain control registers (address 18h to 27h)

bit description

Legend: * default value.

Address Register Bit

Access

R/W

Value

00h*

Description

18h

19h

1Ah

1Bh

1Ch

1Dh

1Eh

1Fh

20h

21h

22h

23h

24h

25h

26h

27h

IREF0

IREF1

IREF2

IREF3

IREF4

IREF5

IREF6

IREF7

IREF8

IREF9

IREF10

IREF11

IREF12

IREF13

IREF14

IREF15

7:0

LED0 output current setting

LED1 output current setting

LED2 output current setting

LED3 output current setting

LED4 output current setting

LED5 output current setting

LED6 output current setting

LED7 output current setting

LED8 output current setting

LED9 output current setting

LED10 output current setting

LED11 output current setting

LED12 output current setting

LED13 output current setting

LED14 output current setting

LED15 output current setting

PCA9745B

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 1 — 16 June 2016

13 of 48

PCA9745B

NXP Semiconductors

16-channel SPI serial bus 57 mA/20 V constant current LED driver

7.2.8 Gradation control

Gradation control is designed to use four independent groups of registers to program the

full cycle of the gradation timing to implement on each selected channel. Each group has

four registers to define the ramp rate, step time, hold ON/OFF time, and final hold ON

current, as shown in Figure 5.

output current

(mA)

hold ON

final current

set in

IREF_GRPx

ramp-up

ramp-down

hold OFF

T4

time (second)

T1

T2

T3

T1

full cycle

002aah636

Fig 5. Gradation timing

• The ‘final’ and ‘hold ON’ current is defined in IREF_GRPx register value  (225 A if

REXT = 1 k, or 112.5 A if REXT = 2 k).

• Ramp rate value and enable/disable ramp operation is defined in

RAMP_RATE_GRPx register.

• Total number of ramp steps (or level changes) is calculated as

‘IREF_GRPx value’  ‘ramp rate value in RAMP_RATE_GRPx’. Rounds a number up

to the next integer if the total number is not an integer.

• Time for each step is calculated as ‘cycle time’  ‘multiple factor’ bits in

STEP_TIME_GRPx register. Minimum time for one step is 0.5 ms (0.5 ms  1) and

maximum time is 512 ms (8 ms  64).

• The ramp-up or ramp-down time (T1 or T3) is calculated as

‘(total steps + 1)’  ‘step time’.

• Hold ON or OFF time (T2 or T4) is defined in HOLD_CNTL_GRPx register in the

range of 0/0.25/0.5/0.75/1/2/4/6 seconds.

• Gradation start or stop with single shot mode (one full cycle only) or continuous mode

(repeat full cycle) is defined in the GRAD_CNTL register for all groups.

• Each channel can be assigned to one of these four groups in the GRAD_GRP_SELx

register.

• Each channel can set either normal mode or gradation mode operation in the

GRAD_MODE_SELx register.

To enable the gradation operation, the following steps are required:

1. Program all gradation control registers except the gradation start bit in GRAD_CNTL

register.

2. Program either LDRx = 01 (LED fully ON mode) only, or LDRx = 10 or 11 (PWM

control mode) with individual brightness control PWMx register for duty cycle.

PCA9745B

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 1 — 16 June 2016

14 of 48

PCA9745B

NXP Semiconductors

16-channel SPI serial bus 57 mA/20 V constant current LED driver

3. Program output current value IREFx register to non-zero, which will enable LED

output.

4. Set the gradation start bit in GRAD_CNTL register for enabling gradation operation.

7.2.8.1 RAMP_RATE_GRP0 to RAMP_RATE_GRP3, ramp rate control registers

Table 12. RAMP_RATE_GRP[0:3] - Ramp enable and rate control registers (address 28h,

2Ch, 30h, 34h) for each group bit description

Legend: * default value.

Address Register

Bit Access

Value Description

28h

2Ch

30h

34h

RAMP_RATE_GRP0

7

R/W

0*

1

Ramp-up disable

RAMP_RATE_GRP1

RAMP_RATE_GRP2

RAMP_RATE_GRP3

Ramp-up enable

6

R/W

0*

1

Ramp-down disable

Ramp-down enable

5:0 R/W

0x00* Ramp rate value per step is defined

from 1 (00h) to 64 (3Fh)^[1][2]

[1] Total number of ramp steps is defined as ‘IREF_GRP[7:0]’  ‘ramp_rate[5:0]’. (Round up to next integer if it

is not an integer number.)

[2] Per step current increment or decrement is calculated by the (ramp_rate  I_ref), where the I_refreference

current is 112.5 A (REXT = 2 k) or 225 A (REXT = 1 k).

7.2.8.2 STEP_TIME_GRP0 to STEP_TIME_GRP3, step time control registers

Table 13. STEP_TIME_GRP[0:3] - Step time control registers (address 29h, 2Dh, 31h, 35h)

for each group bit description

Legend: * default value.

Address Register

Bit

7

Access

Value Description

29h

2Dh

31h

35h

STEP_TIME_GRP0

read only 0*

reserved

STEP_TIME_GRP1

STEP_TIME_GRP2

STEP_TIME_GRP3

6

R/W

0*

1

Cycle time is set to 0.5 ms

Cycle time is set to 8 ms

5:0

0x00* Multiple factor per step, the

multiple factor is defined from

1 (00h) to 64 (3Fh)^[1]

[1] Step time = cycle time (0.5 ms or 8 ms)  multiple factor (1 ~ 64); minimum step time is 0.5 ms and

maximum step time is 512 ms.

PCA9745B

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 1 — 16 June 2016

15 of 48

PCA9745B

NXP Semiconductors

16-channel SPI serial bus 57 mA/20 V constant current LED driver

7.2.8.3 HOLD_CNTL_GRP0 to HOLD_CNTL_GRP3, hold ON and OFF control registers

Table 14. HOLD_CNTL_GRP[0:3] - Hold ON and OFF enable and time control registers

(address 2Ah, 2Eh, 32h, 36h) for each group bit description

Legend: * default value.

Address Register

Bit

Access

Value Description

2Ah

2Eh

32h

36h

HOLD_CNTL_GRP0

7

R/W

0*

1

Hold ON disable

Hold ON enable

Hold OFF disable

Hold OFF enable

Hold ON time select:^[1]

000: 0 s

HOLD_CNTL_GRP1

HOLD_CNTL_GRP2

HOLD_CNTL_GRP3

6

R/W

0*

1

5:3

000*

001: 0.25 s

010: 0.5 s

011: 0.75 s

100: 1 s

101: 2 s

110: 4 s

111: 6 s

2:0

R/W

000*

Hold OFF time select:^[1]

000: 0 s

001: 0.25 s

010: 0.5 s

011: 0.75 s

100: 1 s

101: 2 s

110: 4 s

111: 6 s

[1] Hold ON or OFF minimum time is 0 s and maximum time is 6 s.

7.2.8.4 IREF_GRP0 to IREF_GRP3, output gain control

Table 15. IREF_GRP[0:3] - Final and hold ON output gain setting registers

(address 2Bh, 2Fh, 33h, 37h) for each group bit description

Legend: * default value.

Address Register

Bit

Access

Value Description

00h* Final ramp-up and hold ON output

current gain setting^[1]

2Bh

2Fh

33h

37h

IREF_GRP0

7:0

R/W

IREF_GRP1

IREF_GRP2

IREF_GRP3

[1] Output current = I_ref IREF_GRPx[7:0], where I_refis reference current. I_ref= 112.5 A if REXT = 2 k,

or I_ref= 225 A if REXT = 1 k

PCA9745B

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 1 — 16 June 2016

16 of 48

PCA9745B

NXP Semiconductors

16-channel SPI serial bus 57 mA/20 V constant current LED driver

7.2.8.5 GRAD_MODE_SEL0 to GRAD_MODE_SEL1, Gradation mode select registers

Table 16. GRAD_MODE_SEL[0:1] - Gradation mode select register for channel 15 to

channel 0 (address 38h, 39h) bit description

Legend: * default value.

Address Register

Bit

Access

Value Description^[1][2]

38h

GRAD_MODE_SEL0 7:0

R/W

00*

FFh

00*

FFh

Normal operation mode for

channel 7 to channel 0

Gradation operation mode for

channel 7 to channel 0

39h

GRAD_MODE_SEL1 7:0

R/W

Normal operation mode for

channel 15 to channel 8

Gradation operation mode for

channel 15 to channel 8

[1] Each bit represents one channel that can set either 0 for normal mode (use IREFx to set individual LED

output current), or 1 for gradation mode (use IREF_GRPx to set group LEDs output current.).

[2] In gradation mode, it only affects the source of the IREF current level and does not affect the PWMx

operation or LEDOUTx registers’ function. It is possible to use the gradation feature, individual PWMx and

group PWM simultaneously.

7.2.8.6 GRAD_GRP_SEL0 to GRAD_GRP_SEL3, Gradation group select registers

Table 17. GRAD_GRP_SEL[0:3] - Gradation group select register for channel 15 to

channel 0 (address 3Ah, 3Bh, 3Ch, 3Dh) bit description

Legend: * default value.

Address Register

Bit

Access Value Description^[1]

3Ah

3Bh

3Ch

3Dh

GRAD_GRP_SEL0 7:6 R/W

5:4 R/W

00*

01*

10*

11*

Gradation group select for LED3 output

Gradation group select for LED2 output

Gradation group select for LED1 output

Gradation group select for LED0 output

Gradation group select for LED7 output

Gradation group select for LED6 output

Gradation group select for LED5 output

Gradation group select for LED4 output

Gradation group select for LED11 output

Gradation group select for LED10 output

Gradation group select for LED9 output

Gradation group select for LED8 output

Gradation group select for LED15 output

Gradation group select for LED14 output

Gradation group select for LED13 output

Gradation group select for LED12 output

3:2 R/W

1:0 R/W

GRAD_GRP_SEL1 7:6 R/W

5:4 R/W

3:2 R/W

1:0 R/W

GRAD_GRP_SEL2 7:6 R/W

5:4 R/W

3:2 R/W

1:0 R/W

GRAD_GRP_SEL3 7:6 R/W

5:4 R/W

3:2 R/W

1:0 R/W

[1] LED[3:0] outputs default assigned to group 0; LED[7:4] outputs default assigned to group 1;

LED[11:8] outputs default assigned to group 2; LED[15:12] outputs default assigned to group 3.

PCA9745B

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 1 — 16 June 2016

17 of 48

PCA9745B

NXP Semiconductors

16-channel SPI serial bus 57 mA/20 V constant current LED driver

7.2.8.7 GRAD_CNTL, Gradation control register

Table 18. GRAD_CNTL - Gradation control register for group 3 to group 0 (address 3Eh)

bit description

Legend: * default value.

Address Register

3Eh GRAD_CNTL

Bit

Access

Value Description

7

R/W

0*

1

Gradation stop or done for group 3^[1]

Gradation start for group 3^[2]

6

5

4

3

2

1

0

R/W

0*

1

Single shot operation for group 3

Continuous operation for group 3

Gradation stop or done for group 2^[1]

Gradation start for group 2^[2]

0*

1

0*

1

Single shot operation for group 2

Continuous operation for group 2

Gradation stop or done for group 1^[1]

Gradation start for group 1^[2]

0*

1

0*

1

Single shot operation for group 1

Continuous operation for group 1

Gradation stop or done for group 0^[1]

Gradation start for group 0^[2]

0*

1

0*

1

Single shot operation for group 0

Continuous operation for group 0

[1] When the gradation operation is forced to stop, the output current stops immediately and is frozen at the

last output level.

[2] This bit will be self-cleared when single mode is completed, and writing 0 to this bit will force to stop the

gradation operation when single mode is not completed or continuous mode is running.

PCA9745B

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 1 — 16 June 2016

18 of 48

PCA9745B

NXP Semiconductors

16-channel SPI serial bus 57 mA/20 V constant current LED driver

7.2.8.8 Ramp control — equation and calculation example

IREF_GRPx

(max. = 255)

225 μA × 250 = 56.25 mA

250

200

150

100

50

(step current)

(11.25 mA)

s1

End with

current zero

(step time)

(32 ms)

t1

0

time

ramp-up

(T = 192 ms)

hold ON

(0.25 s)

ramp-down

(T = 192 ms)

hold OFF

(0.5 s)

Start from

current zero

full cycle

002aah637

Fig 6. Ramp calculation example 1

• t1 (step time) = cycle time  multiple factor, where:

– Cycle time = 0.5 ms (fast ramp) or 8 ms (slow ramp) in STEP_TIME_GRPx[6]

– Multiple factor = 6-bit, from 1 (00h) to 64 (3Fh) counts in STEP_TIME_GRPx[5:0]

• s1 (step current) = ramp_rate  I_ref, where:

– ramp_rate = 6-bit, from 1 (00h) to 64 (3Fh) counts in RAMP_RATE_GRPx[5:0]

– I_ref= reference current either 112.5 A if REXT = 2 k, or 225 A if REXT = 1 k

• S (total steps) = (IREF_GRPx / ramp_rate), where:

– IREF_GRPx = output current gain setting, 8-bit, up to 255 counts

– ramp_rate = 6-bit, up to 64 counts in RAMP_RATE_GRPx[5:0]

– If it is not an integer, then round up to next integer number.

• T (ramp time) = (S (total steps) + 1)  t1 (step time)

– Ramp-up time starts from zero current and ends at the maximum current

– Ramp-down time starts from the maximum current and ends at the zero current

Calculation example 1 (Figure 6):

• Assumption:

– I_ref= 225 A if REXT = 1 k

– Output hold ON current = 225 A  250 = 56.25 mA (IREF_GRPx[7:0] = FAh)

– Cycle time = 0.5 ms (STEP_TIME_GRPx[6] = 0)

– Multiple factor = 64 (STEP_TIME_GRPx[5:0] = 3Fh)

– Ramp rate = 50 (RAMP_RATE_GRPx[5:0] = 31h)

– Hold ON = 0.25 s (HOLD_CNTL_GRPx[5:3] = 001)

– Hold OFF = 0.5 s (HOLD_CNTL_GRPx[2:0] = 010)

• t1 (step time) = cycle time (0.5 ms)  multiple (64) = 32 ms

• Step current = ramp_rate  I_ref= 50  225 A = 11.25 mA

PCA9745B

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 1 — 16 June 2016

19 of 48

PCA9745B

NXP Semiconductors

16-channel SPI serial bus 57 mA/20 V constant current LED driver

• S (total steps) = (IREF_GRPx  ramp_rate) = (250  50) = 5 steps

• T (ramp time) = (S + 1)  t1 = 6  32 ms = 192 ms

IREF_GRPx

(max. = 255)

240

(step time)

t1

(54 mA)

(32 ms)

190

200

150

100

140

s1 (step current)

90

50

(11.25 mA)

0

40

time

ramp-up

(T = 192 ms)

hold ON

(0.25 s)

ramp-down

(T = 192 ms)

hold OFF

(0.5 s)

full cycle

002aah674

Fig 7. Ramp calculation example 2

Calculation example 2:

• Assumption:

– I_ref= 225 A if REXT = 1 k

– Output hold ON current = 225 A  240 = 54 mA (IREF_GRPx[7:0] = F0h)

– Cycle time = 0.5 ms (STEP_TIME_GRPx[6] = 0)

– Multiple factor = 64 (STEP_TIME_GRPx[5:0] = 3Fh)

– Ramp rate = 50 (RAMP_RATE_GRPx[5:0] = 31h)

– Hold ON = 0.25 s (HOLD_CNTL_GRPx[5:3] = 001)

– Hold OFF = 0.5 s (HOLD_CNTL_GRPx[2:0] = 010)

• t1 (step time) = cycle time (0.5 ms)  multiple (64) = 32 ms

• Step current = ramp_rate  I_ref= 50  225 A = 11.25 mA (except the last one)

• S (total steps) = IREF_GRPx  ramp_rate = 240  50 = 4.8 steps (round up to next

integer) = 5 steps

• T (ramp time) = (S + 1)  t1 = 6  32 ms = 192 ms

PCA9745B

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 1 — 16 June 2016

20 of 48

PCA9745B

NXP Semiconductors

16-channel SPI serial bus 57 mA/20 V constant current LED driver

(enable bit)

Ramp UP

(enable bit)

Hold ON

(enable bit)

Single shot waveform

Continuous waveform

Ramp DOWN Hold OFF

1

2

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

3

4

5

6

7

8

9

10

11

12

13

14

15

16

wavefrom when initial current is not zero

the moment when START bit changes to 0 (single shot sequence ends)

aaa-009234

Fig 8. Gradation output waveform in single shot or continuous mode

PCA9745B

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 1 — 16 June 2016

21 of 48

PCA9745B

NXP Semiconductors

16-channel SPI serial bus 57 mA/20 V constant current LED driver

7.2.9 OFFSET — LEDn output delay offset register

Table 19. OFFSET - LEDn output delay offset register (address 3Fh) bit description

Legend: * default value.

Address Register Bit

Access

read only

R/W

Value

0000*

1000*

Description

3Fh

OFFSET 7:4

3:0

not used

LEDn output delay offset factor

The PCA9745B can be programmed to have turn-on delay between LED outputs. This

helps to reduce peak current for the V_DDsupply and reduces EMI.

The order in which the LED outputs are enabled will always be the same (channel 0 will

enable first and channel 15 will enable last).

OFFSET control register bits [3:0] determine the delay used between the turn-on times as

follows:

0000 = no delay between outputs (all on, all off at the same time)

0001 = delay of 1 clock cycle (125 ns) between successive outputs

0010 = delay of 2 clock cycles (250 ns) between successive outputs

0011 = delay of 3 clock cycles (375 ns) between successive outputs

:

1111 = delay of 15 clock cycles (1.875 s) between successive outputs

Example: If the value in the OFFSET register is 1000 the corresponding delay =

8  125 ns = 1 s delay between successive outputs.

channel 0 turns on at time 0 s

channel 1 turns on at time 1 s

channel 2 turns on at time 2 s

channel 3 turns on at time 3 s

channel 4 turns on at time 4 s

channel 5 turns on at time 5 s

channel 6 turns on at time 6 s

channel 7 turns on at time 7 s

channel 8 turns on at time 8 s

channel 9 turns on at time 9 s

channel 10 turns on at time 10 s

channel 11 turns on at time 11 s

channel 12 turns on at time 12 s

channel 13 turns on at time 13 s

channel 14 turns on at time 14 s

channel 15 turns on at time 15 s

PCA9745B

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 1 — 16 June 2016

22 of 48

PCA9745B

NXP Semiconductors

16-channel SPI serial bus 57 mA/20 V constant current LED driver

7.2.10 PWMALL — brightness control for all LEDn outputs

When programmed, the value in this register will be used for PWM duty cycle for all the

LEDn outputs and will be reflected in PWM0 through PWM15 registers.

Table 20. PWMALL - brightness control for all LEDn outputs register (address 40h)

bit description

Legend: * default value.

Address Register Bit

40h PWMALL 7:0

Access

Value

Description

write only

0000 0000*

duty cycle for all LEDn outputs

Remark: Write to any of the PWM0 to PWM15 registers will overwrite the value in

corresponding PWMn register programmed by PWMALL.

7.2.11 IREFALL register: output current value for all LED outputs

The output current setting for all outputs is held in this register. When this register is

written to or updated, all LED outputs will be set to a current corresponding to this register

value.

Writes to IREF0 to IREF15 will overwrite the output current settings.

Table 21. IREFALL - Output gain control for all LED outputs (address 41h) bit description

Legend: * default value.

Address Register Bit

41h IREFALL 7:0

Access

Value

Description

write only

00h*

Current gain setting for all LED outputs.

7.2.12 LED driver constant current outputs

In LED display applications, PCA9745B provides nearly no current variations from

channel to channel and from device to device. The maximum current skew between

channels is less than 4 % and less than 6 % between devices.

7.2.12.1 Adjusting output current

The PCA9745B scales up the reference current (I_ref) set by the external resistor (R_ext) to

sink the output current (I_O) at each output port. The maximum output current for the

outputs can be set using R_ext. In addition, the constant value for current drive at each of

the outputs is independently programmable using command registers IREF0 to IREF15.

Alternatively, programming the IREFALL register allows all outputs to be set at one current

value determined by the value in IREFALL register.

Equation 4 and Equation 5 can be used to calculate the minimum and maximum constant

current values that can be programmed for the outputs for a chosen R_ext

.

900 mV

R_ext

1

4

------------------ --

I_O_LED_MIN =



minimum constant current

(4)

(5)

900 mV 255







------------------ --------

I_O_LED_MAX = 255  I_O_LED_MIN =





R_ext

4

900 mV

R_ext

1

4

------------------ --

For a given IREFx setting, I_O_LED = IREFx 



.

PCA9745B

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 1 — 16 June 2016

23 of 48

PCA9745B

NXP Semiconductors

16-channel SPI serial bus 57 mA/20 V constant current LED driver

002aag288

80

IREFx = 255

I

O(LEDn)

(mA)

60

40

20

0

1

2

3

4

5

6

7

8

9

10

(kΩ)

R

ext

I_O(LEDn)(mA) = IREFx  (0.9 / 4) / R_ext(k)

maximum I_O(LEDn)(mA) = 255  (0.9 / 4) / R_ext(k)

Remark: Default IREFx at power-up = 0.

Fig 9. Maximum I_LEDversus R_ext

Example 1: If R_ext= 1 k, I_O_LED_MIN = 225 A, I_O_LED_MAX = 57.375 mA (as shown

in Figure 10).

So each channel can be programmed with its individual IREFx in 256 steps and in 225 A

increments to a maximum output current of 57.375 mA independently.

002aah691

60

57.375

I

O(target)

(mA)

50

40

30

20

10

0

32

64

96

128

160

192

224

255

IREFx[7:0] value

Fig 10. I_O(target)versus IREFx value with R_ext= 1 k

PCA9745B

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 1 — 16 June 2016

24 of 48

PCA9745B

NXP Semiconductors

16-channel SPI serial bus 57 mA/20 V constant current LED driver

Example 2: If R_ext= 2 k, I_O_LED_MIN = 112.5 A, I_O_LED_MAX = 28.687 mA (as

shown in Figure 11).

So each channel can be programmed with its individual IREFx in 256 steps and in

112.5 A increments to a maximum output channel of 28.687 mA independently.

002aah667

30

I

O(target)

(mA)

20

10

0

32

64

96

128

160

192

224

255

IREFx[7:0] value

Fig 11. I_O(target)versus IREFx value with R_ext= 2 k

PCA9745B

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 1 — 16 June 2016

25 of 48

PCA9745B

NXP Semiconductors

16-channel SPI serial bus 57 mA/20 V constant current LED driver

7.2.13 LED error detection

The PCA9745B is capable of detecting an LED open or a short condition at its open-drain

LED outputs. Users will recognize these faults by reading the status of a pair of error bits

(ERRx) in error flag registers (EFLAGn) for each channel. Both LDRx value in LEDOUTx

registers and IREFx value must be set to ‘00’ for those unused LED output channels. If the

output is selected to be fully on, individual dim, or individual and group dim, that channel

will be tested.

The user can poll the ERROR status bit (bit 6 in MODE2 register) to check if there is a

fault condition in any of the 16 channels. The EFLAGn registers can then be read to

determine which channels are at fault and the type of fault in those channels. The error

status reported by the EFLAGn register is real time information that will get self cleared

once the error is fixed and write ‘1’ to CLRERR bit (bit 4 in MODE2 register).

Remark: When LED outputs programmed with LDRx = 10 or 11 in LEDOUT[3:0]

registers, checks for open and short-circuit will not occur if the PWM value in PWM0 to

PWM15 registers is less than 8 or 255 (100 % duty cycle).

Table 22. EFLAG0 to EFLAG3 - Error flag registers (address 42h to 45h) bit description

Legend: * default value.

Address Register Bit

Symbol Access Value

Description

42h

43h

44h

45h

EFLAG0

EFLAG1

EFLAG2

EFLAG3

7:6

5:4

3:2

1:0

7:6

5:4

3:2

1:0

7:6

5:4

3:2

1:0

7:6

5:4

3:2

1:0

ERR3

ERR2

ERR1

ERR0

ERR7

ERR6

ERR5

ERR4

ERR11

ERR10

ERR9

ERR8

ERR15

ERR14

ERR13

ERR12

R only

00*

Error status for LED3 output

Error status for LED2 output

Error status for LED1 output

Error status for LED0 output

Error status for LED7 output

Error status for LED6 output

Error status for LED5 output

Error status for LED4 output

Error status for LED11 output

Error status for LED10 output

Error status for LED9 output

Error status for LED8 output

Error status for LED15 output

Error status for LED14 output

Error status for LED13 output

Error status for LED12 output

Table 23. ERRx bit description

LED error detection

ERRx

Description

status

Bit 1

Bit 0

No error

0

1

0

1

0

1

In normal operation and no error

Detected LED short-circuit condition

Detected LED open-circuit condition

This condition does not exist

Short-circuit

Open-circuit

DNE (Do Not Exist)

PCA9745B

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 1 — 16 June 2016

26 of 48

PCA9745B

NXP Semiconductors

16-channel SPI serial bus 57 mA/20 V constant current LED driver

7.2.13.1 Open-circuit detection principle

The PCA9745B LED open-circuit detection compares the effective current level I_Owith the

open load detection threshold current I_th(det). If I_Ois below the threshold I_th(det), the

PCA9745B detects an open load condition. This error status can be read out as an

error flag through the EFLAGn registers. For open-circuit error detection of an output

channel, that channel must be ON.

Table 24. Open-circuit detection

State of

Condition of

Error status code

Description

output port

output current

OFF

ON

I_O= 0 mA

0

1

detection not possible

open-circuit

[1]

I_O< I_th(det)

[1]

I_O I_th(det)

this channel open error

status bit is 0

normal

[1] I_th(det)= 0.5  I_O(target)(typical). This threshold may be different for each I/O and only depends on IREFx and

R_ext

.

7.2.13.2 Short-circuit detection principle

The LED short-circuit detection compares the effective output voltage level (V_O) with the

shorted-load detection threshold voltages V_th(trig). If V_Ois above the V_th(trig)threshold, the

PCA9745B detects a shorted-load condition. If V_Ois below the V_th(trig)threshold, no error

is detected and error bit is set to ‘0’. This error status can be read out as an error flag

through the EFLAGn registers. For short-circuit error detection of an output channel, that

channel must be ON.

Table 25. Short-circuit detection

State of

Condition of

Error status code

Description

output port

output voltage

OFF

ON

-

0

1

detection not possible

short-circuit

[1]

V_O V_th(trig)

[1]

V_O< V_th(trig)

this channel short error

status bit is 0

normal

[1] V_th 2.85 V.

Remark: The error status distinguishes between an LED short condition and an LED

open condition. Upon detecting an LED short or open, the corresponding LED outputs

should be turned OFF to prevent heat dissipation for a short in the chip. Although an open

event will not be harmful, the outputs should be turned OFF for both occasions to repair

the LED string.

7.2.14 Overtemperature protection

If the PCA9745B chip temperature exceeds its limit (T_th(otp)(rising) maximum, see

Table 28), all output channels will be disabled until the temperature drops below its limit

minus a small hysteresis (T_th(otp)(hysteresis) maximum, see Table 28). When an

overtemperature situation is encountered, the OVERTEMP flag (bit 7) is set in the

MODE2 register. Once the die temperature reduces below the

T_th(otp)rising  T_th(otp)hysteresis, the chip will return to the same condition it was prior to

the overtemperature event and the OVERTEMP flag will be cleared.

PCA9745B

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 1 — 16 June 2016

27 of 48

PCA9745B

NXP Semiconductors

16-channel SPI serial bus 57 mA/20 V constant current LED driver

7.3 Active LOW output enable input

The active LOW output enable (OE) pin on PCA9745B allows to enable or disable all the

LED outputs at the same time.

• When a LOW level is applied to OE pin, all the LED outputs are enabled.

• When a HIGH level is applied to OE pin, all the LED outputs are high-impedance.

The OE pin can be used as a synchronization signal to switch on/off several PCA9745B

devices at the same time when LED drive output state is set fully ON (LDRx = 01 in

LEDOUTx register) in these devices. This requires an external clock reference that

provides blinking period and the duty cycle.

The OE pin can also be used as an external dimming control signal. The frequency of the

external clock must be high enough not to be seen by the human eye, and the duty cycle

value determines the brightness of the LEDs.

Remark: Do not use OE as an external blinking control signal when internal global

blinking is selected (DMBLNK = 1, MODE2 register) since it will result in an undefined

blinking pattern. Do not use OE as an external dimming control signal when internal global

dimming is selected (DMBLNK = 0, MODE2 register) since it will result in an undefined

dimming pattern.

7.4 Power-on reset

When power is applied to V_DD, an internal power-on reset holds the PCA9745B in a reset

condition until V_DDhas reached V_POR. At this point, the reset condition is released and the

PCA9745B registers and serial bus state machine are initialized to their default states (all

zeroes) causing all the channels to be deselected. Thereafter, V_DDmust be pulled lower

than 1 V and stay LOW for longer than 20 s. The device will reset itself, and allow 2 ms

for the device to fully wake up.

7.5 Hardware reset recovery

When a reset of PCA9745B is activated using an active LOW input on the RESET pin, a

reset pulse width of 2.5 s minimum is required. The maximum wait time after RESET pin

is released is 1.5 ms.

PCA9745B

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 1 — 16 June 2016

28 of 48

PCA9745B

NXP Semiconductors

16-channel SPI serial bus 57 mA/20 V constant current LED driver

7.6 Individual brightness control with group dimming/blinking

A 31.25 kHz fixed frequency signal with programmable duty cycle (8 bits, 256 steps) is

used to control individually the brightness for each LED.

On top of this signal, one of the following signals can be superimposed (this signal can be

applied to the 16 LED outputs LED0 to LED15).

• A lower 122 Hz fixed frequency signal with programmable duty cycle (8 bits,

256 steps) is used to provide a global brightness control.

• A programmable frequency signal from 15 Hz to every 16.8 seconds (8 bits,

256 steps) with programmable duty cycle (8 bits, 256 steps) is used to provide a

global blinking control.

252

254

256

1

2

3

4

5

6

7

8

9

10 11 12

251

253

255

1

2

3

4

5

6

7

8

9

10 11

Brightness Control signal (LEDn)

N × 125 ns

with N = (0 to 255)

(PWMx Register)

M × 256 × 125 ns

with M = (0 to 255)

(GRPPWM Register)

256 × 125 ns = 32 μs

(31.25 kHz)

Group Dimming signal

256 × 256 × 125 ns = 8.19 ms (122 Hz)

1

2

3

4

5

6

7

8

1

2

3

4

5

6

7

8

002aaf935

resulting Brightness + Group Dimming signal

Minimum pulse width for LEDn Brightness Control is 125 ns.

Minimum pulse width for Group Dimming is 32 s.

When M = 1 (GRPPWM register value), the resulting LEDn Brightness Control + Group Dimming signal will have 1 pulse of the

LED Brightness Control signal (pulse width = N  125 ns, with ‘N’ defined in PWMx register).

This resulting Brightness + Group Dimming signal above shows a resulting Control signal with M = 8.

Fig 12. Brightness + Group Dimming signals

PCA9745B

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 1 — 16 June 2016

29 of 48

PCA9745B

NXP Semiconductors

16-channel SPI serial bus 57 mA/20 V constant current LED driver

8. Characteristics of the 4-wire SPI serial-bus interface

The PCA9745B communicates through a daisy-chain SPI-compatible 4-wire serial

interface. The interface has three inputs and one output: serial clock (SCLK), active LOW

chip select (CS), serial data in (SDI) and serial data output (SDO). CS must be LOW to

clock data into the device, and SDI must be stable when sampled on the rising edge of

SCLK. The PCA9745B will ignore all activity on SCLK and SDI except when CS is LOW.

8.1 SPI-compatible 4-wire serial interface signals

CS — The active LOW chip select line is used to activate and access the SPI slaves. As

long as CS is HIGH, all slaves will not accept the clock signal or data, and the output SDO

is in high-impedance state. Whenever this pin is in a logic LOW state, data can be

transferred between the master and all slaves.

SCLK — Serial clock is provided by SPI master and determines the speed of the data

transfer. All receiving and sending data are done synchronously (clocks the internal SPI

shift register and the output driver) to this clock.

SDI — Serial Data In is read on the rising edge of SCLK into the internal 16-bit shift

registers. On the rising edge of CS, the input data is latched into the internal registers of

the device. The device ignores all activity on SDI when CS is de-asserted.

SDO — Serial Data Out is the pin on which the internal 16-bit shift registers data is shifted

out serially. SDO is in a high-impedance state until the CS pin goes to a logic LOW state.

New data will appear at the SDO pin following the falling edge of SCLK.

All slave devices can be daisy-chained by connecting the SDO of one device to the SDI of

the next device, and driving SCLK and CS lines in parallel. Figure 13 depicts how the

slaves are connected to the master. All slave devices are accessed at the same time with

CS. An access requires (16  n) clock cycles, where ‘n’ is the number of slave devices.

As long as CS is LOW, the SPI registers are working as simple shift registers and shifting

through the SDI data without interpreting the different control and data bits. When CS

goes back to HIGH, the bits in the SPI registers are interpreted and the SPI logic is

activated.

Only the first slave in the chain receives the control and data bits directly from the SPI

Master. Every other slave in the network receives its SDI data from the SDO output of the

preceding slave in the chain, and the SDO of the last slave is then connected to the data

input (MISO) of SPI Master. Each slave has 16-bit shift registers shifted in from SDI and

shifted out to SDO, along with the SCLK clock. The whole chain acts as a 48-bit

(n  16-bit, where ‘n’ is number of slaves) big shift register.

CS

SPI

MASTER

CS

PCA9745B

(slave 1)

(slave 2)

(slave 3)

SCLK

MOSI

MISO

SCLK

SDI

SCLK

SDI

SCLK

SDI

SDO

aaa-019151

Fig 13. System level connection

PCA9745B

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 1 — 16 June 2016

30 of 48

PCA9745B

NXP Semiconductors

16-channel SPI serial bus 57 mA/20 V constant current LED driver

8.2 Data format

As shown in Figure 14, the data transfers are 16-bit  n bits wide (where ‘n’ is the number

of slaves) with MSB transferred first. The first 7 bits, D[15:9], form the address of the

register to be accessed, the eighth bit (D8) indicates the types of access, either read (= 1)

or write (= 0), and the last 8 bits, D[7:0], consist of data. Register read and write

sequences (described in the following sections) always begin from the bus idle condition.

The bus idle condition refers to CS being HIGH and SCLK being in a LOW state.

first byte

second byte

D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0

MSB

LSB

MSB

LSB

register address

data

R/W

aaa-011890

Fig 14. Data format

8.3 Write access sequence

The registers are written using the following write sequence (from a bus idle condition)

when the system has three slaves daisy-chained together:

1. All the slave devices in chain will be involved in a write or read operation. Every slave

device in the chain is a portion of one big shift register.

2. Drive CS LOW. This enables the internal 16-bit shift register.

3. Shift 16  n bits of data (where ‘n’ is the number of slaves) into the first slave device in

a MSB-first fashion. Data is shifted on the rising edge of SCLK and must be stable

during the rising edge of SCLK.

4. The 8th bit of the data for every 16 bits (each device) must be a ‘0’, indicating it is a

write transfer.

5. After the last bit of data is transferred, drive SCLK LOW and de-assert CS (drive it

HIGH).

6. When CS goes from LOW to HIGH, the data in the shift register is latched into the

device registers.

If fewer than 16 bits of data are transferred before de-asserting CS, then the data is

ignored and the register will not be updated. The write transfer format is shown in

Figure 15.

PCA9745B

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 1 — 16 June 2016

31 of 48

PCA9745B

NXP Semiconductors

16-channel SPI serial bus 57 mA/20 V constant current LED driver

CS

SCLK

16 clocks

WR (slave 3)

SDI

WR (slave 2)

WR (slave 1)

SDO

WR (slave 3)

WR (slave 2)

WR (slave 3)

(slave 1)

SDO

(slave 2)

SDO

(slave 3)

aaa-011891

Fig 15. Write access

8.4 Read access sequence

The registers are read using the following read sequence (from a bus idle condition) when

the system has three slaves daisy-chained as shown in Figure 16.

1. The master sends the first three 2-byte read instructions with 48 clocks, where the

first byte is a 7-bit register address, an eighth bit set to one, followed by dummy data

byte (all ones).

2. The Read instruction is decoded when CS is de-asserted (from LOW to HIGH).

3. The read data is shifted out on SDO when CS is asserted again (from HIGH to LOW).

4. The master sends the second three 2-byte ‘No Operation’ (NOP) operations (all ones)

with 48 clocks and reads the requested data on MISO in sequence where the first

byte is dummy data (don’t care), followed by the read data byte.

5. A read cycle consists of asserting and de-asserting of CS twice.

11111111

(NOP)

11111111

(NOP)

11111111

(NOP)

11111111

(NOP)

11111111

(NOP)

11111111

(NOP)

MOSI

MISO XXXXXXXX

Data 3

XXXXXXXX

Data 2

XXXXXXXX

Data 1

CS

SCLK

16 clocks

NOP

16 clocks

MOSI

MISO

RD slave 3

NOP

RD slave 2

RD slave 1

NOP

Slave 3 OUT

Slave 2 OUT

Slave 1 OUT

aaa-011892

Fig 16. Read access

PCA9745B

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 1 — 16 June 2016

32 of 48

PCA9745B

NXP Semiconductors

16-channel SPI serial bus 57 mA/20 V constant current LED driver

8.5 Overlapped read and write access sequence

The registers are read and write overlapped using the following sequence (from a bus idle

condition) when the system has three slaves daisy-chained as shown in Figure 17.

1. The second phase of the read cycle can be used to send in write data or the next read

instruction. This increases the bus utility and hence efficiency.

2. The master sends the first three 2-byte read instructions with 48 clocks, where the

first byte is a 7-bit register address, the eighth bit is set to one, followed by dummy

data byte (all ones).

3. The read instruction is decoded when CS is de-asserted (from LOW to HIGH).

4. Start to shift read data out on SDO when CS is asserted again (from HIGH to LOW)

and start to send in the next read or write instruction on the SDI line.

MOSI

Write 3

WR Data 3

Write 2

WR Data 2

Write 1

WR Data 1

MISO XXXXXXXX RD Data 3 XXXXXXXX RD Data 2 XXXXXXXX RD Data 1

CS

SCLK

16 clocks

MOSI

MISO

RD slave 3

WR slave 3

RD slave 2

RD slave 1

WR slave 2

WR slave 1

Slave 3 OUT

Slave 2 OUT

Slave 1 OUT

aaa-011893

Fig 17. Overlapped read and write access

PCA9745B

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 1 — 16 June 2016

33 of 48

PCA9745B

NXP Semiconductors

16-channel SPI serial bus 57 mA/20 V constant current LED driver

9. Application design-in information

V

= 3.3 V or 5.0 V

DD

(1)

(2)

10 kΩ

up to 20 V

SPI

V

DD

LED0

LED1

LED2

LED3

LED4

LED5

SERIAL BUS

MASTER

CS

MISO

MOSI

SCLK

SDO

SDI

SCLK

OE

RESET

PCA9745B

LED6

LED7

LED8

REXT

ISET

LED9

LED10

LED11

LED12

LED13

LED14

LED15

V

SS

V

C

10 μF

SS

aaa-019150

(1) OE requires pull-up resistor if control signal from the master is open-drain

(2) RESET requires a pull-up resistor of <100k if not used or connected to open-drain output

Fig 18. Typical application

9.1 Thermal considerations

Since the PCA9745B device integrates 16 linear current sources, thermal considerations

should be taken into account to prevent overheating, which can cause the device to go

into thermal shutdown.

Perhaps the major contributor for device’s overheating is the LED forward voltage

mismatch. This is because it can cause significant voltage differences between the LED

strings of the same type (for example, 2 V to 3 V), which ultimately translates into higher

power dissipation in the device. The voltage drop across the LED channels of the device

is given by the difference between the supply voltage and the LED forward voltage of each

PCA9745B

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 1 — 16 June 2016

34 of 48

PCA9745B

NXP Semiconductors

16-channel SPI serial bus 57 mA/20 V constant current LED driver

LED string. Reducing this to a minimum (for example, 0.8 V) helps to keep the power

dissipation down. Therefore LEDs binning is recommended to minimize LED voltage

forward variation and reduce power dissipation in the device.

In order to ensure that the device will not go into thermal shutdown when operating under

certain application conditions, its junction temperature (T_j) should be calculated to ensure

that is below the overtemperature threshold limit (130 C). The T_jof the device depends

on the ambient temperature (T_amb), device’s total power dissipation (P_tot), and thermal

resistance.

The device junction temperature can be calculated by using the following equation:

T_j= T_amb+ R_thj-a P_tot

(6)

where:

T_j= junction temperature

T_amb= ambient temperature

R_th(j-a)= junction to ambient thermal resistance

P_tot= (device) total power dissipation

An example of this calculation is show below:

Conditions:

T_amb= 50 C

R_th(j-a)= 39 C/W (per JEDEC 51 standard for multilayer PCB)

I_LED= 30 mA / channel

I_DD(max)= 20 mA

V_DD= 5 V

LEDs per channel = 5 LEDs / channel

LED V_F(typ)= 3 V per LED (15 V total for 5 LEDs in series)

LED V_Fmismatch = 0.2 V per LED (1 V total for 5 LEDs in series)

V_reg(drv)= 0.8 V (This will be present only in the LED string with the highest LED forward

voltage.)

V_sup= LED V_F(typ)+ LED V_Fmismatch + V_reg(drv)= 15 V + 1 V + 0.8 V = 16.8 V

P_totcalculation:

P_tot= IC_power + LED drivers_power;

IC_power = (I_DD V_DD

)

IC_power = (0.02 A  5 V) = 0.1 W

LED drivers_power = [(16  1)  (I_LED)  (LED V_Fmismatch + V_reg(drv))] +

(I_LED V_reg(drv)

)

LED drivers_power = [15  0.03 A  (1 V + 0.8 V)] + (0.03 A  0.8 V)] = 0.834 W

P_tot= 0.1 W + 0.834 W = 0.934 W

T_jcalculation:

PCA9745B

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 1 — 16 June 2016

35 of 48

PCA9745B

NXP Semiconductors

16-channel SPI serial bus 57 mA/20 V constant current LED driver

T_j= T_amb+ R_th(j-a) P_tot

T_j= 50 C + (39 C/W  0.934 W) = 86.426 C

This confirms that the junction temperature is below the minimum overtemperature

threshold of 130 C, which ensures the device will not go into thermal shutdown under

these conditions.

It is important to mention that the value of the thermal resistance junction-to-ambient

(R_th(j-a)) strongly depends in the PCB design. Therefore, the thermal pad of the device

should be attached to a big enough PCB copper area to ensure proper thermal dissipation

(similar to JEDEC 51 standard). Several thermal vias in the PCB thermal pad should be

used as well to increase the effectiveness of the heat dissipation (for example, 15 thermal

vias). The thermal vias should be distributed evenly in the PCB thermal pad.

Finally, it is important to point out that this calculation should be taken as a reference only

and therefore evaluations should still be performed under the application environment and

conditions to confirm proper system operation.

10. Limiting values

Table 26. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol

V_DD

Parameter

Conditions

Min

Max

+6.0

5.5

Unit

V

supply voltage

0.5

V_I/O

voltage on an input/output pin

LED driver voltage

V_SS 0.5

V

V_drv(LED)

I_O(LEDn)

I_SS

V_SS 0.5

20

V

output current on pin LEDn

ground supply current

total power dissipation

-

65

mA

A

-

1.0

P_tot

T_amb= 25 C

T_amb= 85 C

T_amb= 105 C

-

2.56

1.03

0.513

+150

+105

+125

W

C

-

T_stg

storage temperature

ambient temperature

65

40

T_amb

operating for non AEC-Q100

operating for AEC-Q100

T_j

junction temperature

11. Thermal characteristics

Table 27. Thermal characteristics

Symbol

Parameter

Conditions

Typ

Unit

C/W

[1]

R_th(j-a)

thermal resistance from junction to ambient HTSSOP28

39

[1] Per JEDEC 51 standard for multilayer PCB and Wind Speed (m/s) = 0.

PCA9745B

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 1 — 16 June 2016

36 of 48

PCA9745B

NXP Semiconductors

16-channel SPI serial bus 57 mA/20 V constant current LED driver

12. Static characteristics

Table 28. Static characteristics

V_DD= 3 V to 5.5 V; V_SS= 0 V; T_amb= 40 C to +105 C; unless otherwise specified.

Symbol Parameter

Supply

Conditions

Min

Typ^[1]Max

Unit

V_DD

I_DD

supply voltage

supply current

3

-

5.5

V

on pin V_DD; operating mode;

f_SCLK= 25 MHz

R_ext= 2 k; LED[15:0] = off;

IREFx = 00h

-

11

13

15

17

12

14

19

21

mA

R_ext= 1 k; LED[15:0] = off;

IREFx = 00h

R_ext= 2 k; LED[15:0] = on;

IREFx = FFh

R_ext= 1 k; LED[15:0] = on;

IREFx = FFh

I_stb

standby current

on pin V_DD; no load; f_SCLK= 0 Hz;

MODE1[4] = 1; V_I= V_DD

V_DD= 3.3 V

-

170

2

600

A

V

V_DD= 5.5 V

700

V_POR

V_PDR

power-on reset voltage

no load; V_I= V_DDor V_SS

-

[2][3]

power-down reset voltage

1

V

Inputs CS, SDI, SCLK; output SDO

V_IL

LOW-level input voltage

HIGH-level input voltage

HIGH-level output voltage

0.5

-

+0.3V_DD

V

V_IH

V_OH

0.7V_DD

5.5

-

I_OH= 3 mA at SDO

V_DD

0.5



V_OL

I_L

LOW-level output voltage

leakage current

I_OL= 3 mA at SDO

V_I= V_DDor V_SS

V_I= V_SS

-

0.5

+1

10

V

1

-

A

pF

C_i

input capacitance

6

Current controlled outputs (LED[15:0])

I_O(LEDn)

output current on pin LEDn

output current variation

V_O= 0.8 V; IREFx = 80h; R_ext= 1 k

V_O= 0.8 V; IREFx = FFh; R_ext= 1 k

25

50

-

30

60

mA

[3]

I_O

V_DD= 3.0 V; T_amb= 25 C; V_O= 0.8 V;

IREFx = 80h; R_ext= 1 k; guaranteed

by design

[4]

[5]

between bits

(different ICs, same channel)

-

6

%

between bits (2 channels, same IC)

-

4

%

V

V_reg(drv)

driver regulation voltage

minimum regulation voltage;

0.8

1

20

IREFx = FFh; R_ext= 1 k

I_L(off)

V_trip

off-state leakage current

trip voltage

V_O= 20 V

-

1

-

A

short LED protection; Error flag will trip

2.7

2.85

V

during verification test if V_O V_trip

;

R_ext= 1 k

PCA9745B

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 1 — 16 June 2016

37 of 48

PCA9745B

NXP Semiconductors

16-channel SPI serial bus 57 mA/20 V constant current LED driver

Table 28. Static characteristics …continued

V_DD= 3 V to 5.5 V; V_SS= 0 V; T_amb= 40 C to +105 C; unless otherwise specified.

Symbol Parameter

OE input, RESET input

Conditions

Min

Typ^[1]Max

Unit

V_IL

V_IH

I_LI

LOW-level input voltage

0.5

0.7V_DD

1

-

+0.3V_DD

V

HIGH-level input voltage

input leakage current

input capacitance

-

5.5

+1

5

V

-

A

pF

[3]

C_i

-

3.7

Overtemperature protection

T_th(otp)overtemperature protection

threshold temperature

[3]

rising

130

15

-

150

30

C

hysteresis

[1] Typical limits at V_DD= 3.3 V, T_amb= 25 C.

[2] V_DDmust be lowered to 1 V in order to reset part.

[3] Value not tested in production, but guaranteed by design and characterization.

[4] Part-to-part mismatch is calculated:

I

_OLED0+ I_OLED1+  + I_OLED14+ I_OLED15



















---------------------------------------------------------------------------------------------------------------------------

– ideal output current



16

----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

% =

 100

ideal output current

where ‘ideal output current’ = 28.68 mA (R_ext= 1 k, IREFx = 80h).

[5] Channel-to-channel mismatch is calculated:







I_OLEDnwhere n = 0 to 15

---------------------------------------------------------------------------------------------------------------------------------





% =

– 1  100



I

_OLED0+ I_OLED1+  + I_OLED14+ I







^OLED15

---------------------------------------------------------------------------------------------------------------------------





16

PCA9745B

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 1 — 16 June 2016

38 of 48

PCA9745B

NXP Semiconductors

16-channel SPI serial bus 57 mA/20 V constant current LED driver

13. Dynamic characteristics

Table 29. Dynamic characteristics^[1]

Symbol

f_SCLK

t_LOW

t_HIGH

t_DS

Parameter

Conditions

Min

0

Typ

Max

Unit

MHz

ns

SCLK clock frequency

-

25

-

LOW period of the SCLK clock

HIGH period of the SCLK clock

data set-up time

20

10

0

-

ns

-

ns

t_DH

data hold time

-

ns

t_CSS

chip select asserted to SCLK rise set-up time

SCLK fall to chip select de-asserted hold time

minimum chip select de-asserted HIGH time

SDO delay time

10

0

-

ns

t_CSH

-

ns

t_{CS_HI}

t_d(SDO)

40

-

ns

C_L= 50 pF

20

ns

[1] All parameters tested at V_DD= 3 V to 5.5 V; V_SS= 0 V; T_amb= +25 C. Specifications over temperature are guaranteed by design.

50%

CS

t

LOW HIGH

t

CS_HI

CSS

CSH

50%

SCLK

t

DS

1 / f

DH

SCLK

50%

D14

SDI

D15

D13

D2

D1

D0

D15

t

d(SDO)

SDO

D4

D3

D2

D1

D0

50%

aaa-011895

Fig 19. Definition of timing

14. Test information

V

or V

LED

DD

open

V

SS

V

DD

R

L

100 Ω

V

O

I

PULSE

GENERATOR

DUT

C

L

R

T

50 pF

002aag359

R_L= Load resistor for LEDn.

C_L= Load capacitance includes jig and probe capacitance.

R_T= Termination resistance should be equal to the output impedance Z_oof the pulse generators.

Fig 20. Test circuitry for switching times

PCA9745B

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 1 — 16 June 2016

39 of 48

PCA9745B

NXP Semiconductors

16-channel SPI serial bus 57 mA/20 V constant current LED driver

15. Package outline

+76623ꢀꢁꢂꢃSODVWLFꢃWKHUPDOꢃHQKDQFHGꢃWKLQꢃVKULQNꢃVPDOOꢃRXWOLQHꢃSDFNDJHꢄꢃꢀꢁꢃOHDGVꢄ

ERG\ꢃZLGWKꢃꢅꢆꢅꢃPPꢄꢃOHDGꢃSLWFKꢃꢇꢆꢈꢉꢃPPꢄꢃH[SRVHGꢃGLHꢃSDG

627ꢊꢊꢋꢀꢌꢍ

'

(

$

;

F

\

H[SRVHGꢀGLHꢀSDGꢀVLGH

+

(

Y

$

=

'

K

ꢃꢊ

ꢁꢆ

4

(

K

$

ꢃ

$

SLQꢀꢁꢀLQGH[

$

ꢁ

$

ꢅ

ș

/

S

/

ꢁ

ꢁꢌ

Z

H

GHWDLOꢀ;

E

S

ꢈ

ꢃꢇꢆ

VFDOH

ꢆꢀPP

/

'LPHQVLRQVꢀꢍPPꢀDUHꢀWKHꢀRULJLQDOꢀGLPHQVLRQVꢎ

ꢍꢁꢎ

ꢍꢃꢎ

ꢍꢁꢎ

8QLW

$

ꢃ

$

ꢅ

E

F

'

K

(

H

+

/

S

4

Y

Z

\

=

ș

ꢁ

S

K

(

PD[ ꢁꢇꢁ ꢈꢇꢁꢆ ꢈꢇꢉꢆ

ꢈꢇꢅꢈ ꢈꢇꢃꢈ ꢉꢇꢊ ꢌꢇꢁ ꢌꢇꢆ ꢅꢇꢈ

ꢈꢇꢁꢆ ꢌꢇꢌ ꢃꢇꢉ ꢈꢇꢋꢆ ꢋꢇꢌ ꢁꢇꢈ ꢈꢇꢋꢃ ꢈꢇꢅꢂ

ꢈꢇꢁꢉ ꢈꢇꢁꢈ ꢉꢇꢋ ꢅꢇꢉ ꢌꢇꢅ ꢃꢇꢊ

ꢋꢇꢃ ꢈꢇꢆꢈ ꢈꢇꢅ

ꢋꢇꢋ

ꢈꢇꢂꢆ ꢈꢇꢌꢈ

ꢈꢇꢊꢈ

ꢈꢇꢁꢅ ꢈꢇꢁ ꢈꢇꢋꢅ

ꢈꢇꢆꢈ

ꢊ

ꢌ

ꢈ

PP QRP

PLQ

ꢈꢇꢁꢈ ꢈꢇꢉꢈ ꢈꢇꢃꢆ ꢈꢇꢃꢃ

ꢈꢇꢈꢆ ꢈꢇꢊꢆ

ꢉꢇꢂ ꢌꢇꢈ

ꢈꢇꢃ

1RWH

ꢁꢇꢀ3ODVWLFꢀRUꢀPHWDOꢀSURWUXVLRQVꢀRIꢀꢈꢇꢁꢆꢀPPꢀPD[LPXPꢀSHUꢀVLGHꢀDUHꢀQRWꢀLQFOXGHGꢇ

ꢃꢇꢀ3ODVWLFꢀLQWHUOHDGꢀSURWUXVLRQVꢀRIꢀꢈꢇꢃꢆꢀPPꢀPD[LPXPꢀSHUꢀVLGHꢀDUHꢀQRWꢀLQFOXGHGꢇ

VRWꢀꢀꢁꢂꢃꢄBSR

5HIHUHQFHV

2XWOLQH

YHUVLRQ

(XURSHDQ

SURMHFWLRQ

,VVXHꢀGDWH

,(&

ꢄꢀꢄꢀꢄ

-('(&

-(,7$

ꢄꢀꢄꢀꢄ

ꢁꢅꢄꢈꢊꢄꢃꢈ

ꢁꢅꢄꢈꢉꢄꢁꢃ

627ꢁꢁꢂꢃꢄꢅ

02ꢄꢁꢆꢅ

Fig 21. Package outline SOT1172-3 (HTSSOP28)

PCA9745B

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 1 — 16 June 2016

40 of 48

PCA9745B

NXP Semiconductors

16-channel SPI serial bus 57 mA/20 V constant current LED driver

16. Handling information

All input and output pins are protected against ElectroStatic Discharge (ESD) under

normal handling. When handling ensure that the appropriate precautions are taken as

described in JESD625-A or equivalent standards.

17. Soldering of SMD packages

This text provides a very brief insight into a complex technology. A more in-depth account

of soldering ICs can be found in Application Note AN10365 “Surface mount reflow

soldering description”.

17.1 Introduction to soldering

Soldering is one of the most common methods through which packages are attached to

Printed Circuit Boards (PCBs), to form electrical circuits. The soldered joint provides both

the mechanical and the electrical connection. There is no single soldering method that is

ideal for all IC packages. Wave soldering is often preferred when through-hole and

Surface Mount Devices (SMDs) are mixed on one printed wiring board; however, it is not

suitable for fine pitch SMDs. Reflow soldering is ideal for the small pitches and high

densities that come with increased miniaturization.

17.2 Wave and reflow soldering

Wave soldering is a joining technology in which the joints are made by solder coming from

a standing wave of liquid solder. The wave soldering process is suitable for the following:

• Through-hole components

• Leaded or leadless SMDs, which are glued to the surface of the printed circuit board

Not all SMDs can be wave soldered. Packages with solder balls, and some leadless

packages which have solder lands underneath the body, cannot be wave soldered. Also,

leaded SMDs with leads having a pitch smaller than ~0.6 mm cannot be wave soldered,

due to an increased probability of bridging.

The reflow soldering process involves applying solder paste to a board, followed by

component placement and exposure to a temperature profile. Leaded packages,

packages with solder balls, and leadless packages are all reflow solderable.

Key characteristics in both wave and reflow soldering are:

• Board specifications, including the board finish, solder masks and vias

• Package footprints, including solder thieves and orientation

• The moisture sensitivity level of the packages

• Package placement

• Inspection and repair

• Lead-free soldering versus SnPb soldering

17.3 Wave soldering

Key characteristics in wave soldering are:

PCA9745B

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 1 — 16 June 2016

41 of 48

PCA9745B

NXP Semiconductors

16-channel SPI serial bus 57 mA/20 V constant current LED driver

• Process issues, such as application of adhesive and flux, clinching of leads, board

transport, the solder wave parameters, and the time during which components are

exposed to the wave

• Solder bath specifications, including temperature and impurities

17.4 Reflow soldering

Key characteristics in reflow soldering are:

• Lead-free versus SnPb soldering; note that a lead-free reflow process usually leads to

higher minimum peak temperatures (see Figure 22) than a SnPb process, thus

reducing the process window

• Solder paste printing issues including smearing, release, and adjusting the process

window for a mix of large and small components on one board

• Reflow temperature profile; this profile includes preheat, reflow (in which the board is

heated to the peak temperature) and cooling down. It is imperative that the peak

temperature is high enough for the solder to make reliable solder joints (a solder paste

characteristic). In addition, the peak temperature must be low enough that the

packages and/or boards are not damaged. The peak temperature of the package

depends on package thickness and volume and is classified in accordance with

Table 30 and 31

Table 30. SnPb eutectic process (from J-STD-020D)

Package thickness (mm) Package reflow temperature (C)

Volume (mm³)

< 350

235

 350

220

< 2.5

 2.5

220

Table 31. Lead-free process (from J-STD-020D)

Package thickness (mm) Package reflow temperature (C)

Volume (mm³)

< 350

260

350 to 2000

> 2000

260

< 1.6

260

250

245

1.6 to 2.5

> 2.5

260

245

250

245

Moisture sensitivity precautions, as indicated on the packing, must be respected at all

times.

Studies have shown that small packages reach higher temperatures during reflow

soldering, see Figure 22.

PCA9745B

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 1 — 16 June 2016

42 of 48

PCA9745B

NXP Semiconductors

16-channel SPI serial bus 57 mA/20 V constant current LED driver

maximum peak temperature

= MSL limit, damage level

temperature

minimum peak temperature

= minimum soldering temperature

peak

temperature

time

001aac844

MSL: Moisture Sensitivity Level

Fig 22. Temperature profiles for large and small components

For further information on temperature profiles, refer to Application Note AN10365

“Surface mount reflow soldering description”.

PCA9745B

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 1 — 16 June 2016

43 of 48

PCA9745B

NXP Semiconductors

16-channel SPI serial bus 57 mA/20 V constant current LED driver

18. Soldering: PCB footprints

)RRWSULQWꢃLQIRUPDWLRQꢃIRUꢃUHIORZꢃVROGHULQJꢃRIꢃ+76623ꢀꢁꢃSDFNDJH

627ꢊꢊꢋꢀꢌꢍ

+[

*[

3ꢃ

ꢈꢇꢁꢃꢆ

Q63[

636[

63[

63\

636\

63\ꢀWRW

Q63\

+\

%\

6/\

*\

$\

63[ꢀWRW

&

'ꢃ

ꢍꢌ[ꢎ

'ꢁ

3ꢁ

6/[

*HQHULFꢀIRRWSULQWꢀSDWWHUQ

5HIHUꢀWRꢀWKHꢀSDFNDJHꢀRXWOLQHꢀGUDZLQJꢀIRUꢀDFWXDOꢀOD\RXW

VROGHUꢀODQG

VROGHUꢀODQGꢀSOXVꢀVROGHUꢀSDVWH

RFFXSLHGꢀDUHD

636[ 636\ Q63[ Q63\

ꢈꢇꢁꢃꢈ ꢈꢇꢁꢈꢈ

ꢌ

ꢅ

',0(16,216ꢀLQꢀPP

3ꢁ

3ꢃ

$\

%\

&

'ꢁ

ꢈꢇꢌꢈ

'ꢃ

6/[

6/\

63[ꢀWRW 63\ꢀWRW 63[

ꢃꢇꢈꢈ ꢈꢇꢂꢈ

63\ꢀ

*[

*\

+[

+\

ꢈꢇꢋꢆ

ꢈꢇꢂꢆ

ꢂꢇꢌꢆ

ꢌꢇꢆꢈ

ꢁꢇꢅꢆ

ꢈꢇꢋꢈ

ꢅꢇꢌꢈ

ꢃꢇꢃꢈ ꢀꢀꢀꢅꢇꢁꢋꢀ

ꢈꢇꢋꢈ ꢉꢇꢆꢈ

ꢌꢇꢂꢆ

ꢁꢁꢇꢊꢈ

ꢂꢇꢂꢈ

ꢁꢅꢄꢈꢊꢄꢃꢈ

ꢁꢅꢄꢁꢈꢄꢈꢂ

,VVXHꢀGDWH

VRWꢀꢀꢁꢂꢃꢄBIU

Fig 23. PCB footprint for SOT1172-3 (HTSSOP28); reflow soldering

PCA9745B

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 1 — 16 June 2016

44 of 48

PCA9745B

NXP Semiconductors

16-channel SPI serial bus 57 mA/20 V constant current LED driver

19. Abbreviations

Table 32. Abbreviations

Acronym

Description

CDM

DAC

DUT

Charged-Device Model

Digital-to-Analog Converter

Device Under Test

ESD

ElectroStatic Discharge

Field-Effect Transistor

Human Body Model

FET

HBM

LED

Light Emitting Diode

LSB

Least Significant Bit

MCU

MISO

MOSI

MSB

NMOS

PCB

MicroController Unit

Master In, Slave Out

Master Out, Slave In

Most Significant Bit

Negative-channel Metal-Oxide Semiconductor

Printed-Circuit Board

PMOS

PWM

RGB

RGBA

SMBus

SPI

Positive-channel Metal-Oxide Semiconductor

Pulse Width Modulation

Red/Green/Blue

Red/Green/Blue/Amber

System Management Bus

Serial Peripheral Interface

20. Revision history

Table 33. Revision history

Document ID

Release date

20160616

Data sheet status

Change notice

Supersedes

PCA9745B v.1

Product data sheet

-

PCA9745B

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 1 — 16 June 2016

45 of 48

PCA9745B

NXP Semiconductors

16-channel SPI serial bus 57 mA/20 V constant current LED driver

21. Legal information

21.1 Data sheet status

Document status^[1][2]

Product status^[3]

Development

Definition

Objective [short] data sheet

This document contains data from the objective specification for product development.

This document contains data from the preliminary specification.

This document contains the product specification.

Preliminary [short] data sheet Qualification

Product [short] data sheet Production

[1]

[2]

[3]

Please consult the most recently issued document before initiating or completing a design.

The term ‘short data sheet’ is explained in section “Definitions”.

The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status

information is available on the Internet at URL http://www.nxp.com.

Suitability for use — NXP Semiconductors products are not designed,

21.2 Definitions

authorized or warranted to be suitable for use in life support, life-critical or

safety-critical systems or equipment, nor in applications where failure or

malfunction of an NXP Semiconductors product can reasonably be expected

to result in personal injury, death or severe property or environmental

damage. NXP Semiconductors and its suppliers accept no liability for

inclusion and/or use of NXP Semiconductors products in such equipment or

applications and therefore such inclusion and/or use is at the customer’s own

risk.

Draft — The document is a draft version only. The content is still under

internal review and subject to formal approval, which may result in

modifications or additions. NXP Semiconductors does not give any

representations or warranties as to the accuracy or completeness of

information included herein and shall have no liability for the consequences of

use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet

with the same product type number(s) and title. A short data sheet is intended

for quick reference only and should not be relied upon to contain detailed and

full information. For detailed and full information see the relevant full data

sheet, which is available on request via the local NXP Semiconductors sales

office. In case of any inconsistency or conflict with the short data sheet, the

full data sheet shall prevail.

Applications — Applications that are described herein for any of these

products are for illustrative purposes only. NXP Semiconductors makes no

representation or warranty that such applications will be suitable for the

specified use without further testing or modification.

Customers are responsible for the design and operation of their applications

and products using NXP Semiconductors products, and NXP Semiconductors

accepts no liability for any assistance with applications or customer product

design. It is customer’s sole responsibility to determine whether the NXP

Semiconductors product is suitable and fit for the customer’s applications and

products planned, as well as for the planned application and use of

customer’s third party customer(s). Customers should provide appropriate

design and operating safeguards to minimize the risks associated with their

applications and products.

Product specification — The information and data provided in a Product

data sheet shall define the specification of the product as agreed between

NXP Semiconductors and its customer, unless NXP Semiconductors and

customer have explicitly agreed otherwise in writing. In no event however,

shall an agreement be valid in which the NXP Semiconductors product is

deemed to offer functions and qualities beyond those described in the

Product data sheet.

NXP Semiconductors does not accept any liability related to any default,

damage, costs or problem which is based on any weakness or default in the

customer’s applications or products, or the application or use by customer’s

third party customer(s). Customer is responsible for doing all necessary

testing for the customer’s applications and products using NXP

Semiconductors products in order to avoid a default of the applications and

the products or of the application or use by customer’s third party

customer(s). NXP does not accept any liability in this respect.

21.3 Disclaimers

Limited warranty and liability — Information in this document is believed to

be accurate and reliable. However, NXP Semiconductors does not give any

representations or warranties, expressed or implied, as to the accuracy or

completeness of such information and shall have no liability for the

consequences of use of such information. NXP Semiconductors takes no

responsibility for the content in this document if provided by an information

source outside of NXP Semiconductors.

Limiting values — Stress above one or more limiting values (as defined in

the Absolute Maximum Ratings System of IEC 60134) will cause permanent

damage to the device. Limiting values are stress ratings only and (proper)

operation of the device at these or any other conditions above those given in

the Recommended operating conditions section (if present) or the

Characteristics sections of this document is not warranted. Constant or

repeated exposure to limiting values will permanently and irreversibly affect

the quality and reliability of the device.

In no event shall NXP Semiconductors be liable for any indirect, incidental,

punitive, special or consequential damages (including - without limitation - lost

profits, lost savings, business interruption, costs related to the removal or

replacement of any products or rework charges) whether or not such

damages are based on tort (including negligence), warranty, breach of

contract or any other legal theory.

Terms and conditions of commercial sale — NXP Semiconductors

products are sold subject to the general terms and conditions of commercial

sale, as published at http://www.nxp.com/profile/terms, unless otherwise

agreed in a valid written individual agreement. In case an individual

agreement is concluded only the terms and conditions of the respective

agreement shall apply. NXP Semiconductors hereby expressly objects to

applying the customer’s general terms and conditions with regard to the

purchase of NXP Semiconductors products by customer.

Notwithstanding any damages that customer might incur for any reason

whatsoever, NXP Semiconductors’ aggregate and cumulative liability towards

customer for the products described herein shall be limited in accordance

with the Terms and conditions of commercial sale of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make

changes to information published in this document, including without

limitation specifications and product descriptions, at any time and without

notice. This document supersedes and replaces all information supplied prior

to the publication hereof.

No offer to sell or license — Nothing in this document may be interpreted or

construed as an offer to sell products that is open for acceptance or the grant,

conveyance or implication of any license under any copyrights, patents or

other industrial or intellectual property rights.

PCA9745B

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 1 — 16 June 2016

46 of 48

PCA9745B

NXP Semiconductors

16-channel SPI serial bus 57 mA/20 V constant current LED driver

Export control — This document as well as the item(s) described herein

may be subject to export control regulations. Export might require a prior

authorization from competent authorities.

NXP Semiconductors’ specifications such use shall be solely at customer’s

own risk, and (c) customer fully indemnifies NXP Semiconductors for any

liability, damages or failed product claims resulting from customer design and

use of the product for automotive applications beyond NXP Semiconductors’

standard warranty and NXP Semiconductors’ product specifications.

Non-automotive qualified products — Unless this data sheet expressly

states that this specific NXP Semiconductors product is automotive qualified,

the product is not suitable for automotive use. It is neither qualified nor tested

in accordance with automotive testing or application requirements. NXP

Semiconductors accepts no liability for inclusion and/or use of

Translations — A non-English (translated) version of a document is for

reference only. The English version shall prevail in case of any discrepancy

between the translated and English versions.

non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in

automotive applications to automotive specifications and standards, customer

(a) shall use the product without NXP Semiconductors’ warranty of the

product for such automotive applications, use and specifications, and (b)

whenever customer uses the product for automotive applications beyond

21.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks

are the property of their respective owners.

22. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

PCA9745B

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 1 — 16 June 2016

47 of 48

PCA9745B

NXP Semiconductors

16-channel SPI serial bus 57 mA/20 V constant current LED driver

23. Contents

1

General description. . . . . . . . . . . . . . . . . . . . . . 1

Features and benefits . . . . . . . . . . . . . . . . . . . . 2

7.2.13.2 Short-circuit detection principle . . . . . . . . . . . 27

7.2.14

7.3

7.4

7.5

7.6

Overtemperature protection. . . . . . . . . . . . . . 27

Active LOW output enable input . . . . . . . . . . 28

Power-on reset. . . . . . . . . . . . . . . . . . . . . . . . 28

Hardware reset recovery . . . . . . . . . . . . . . . . 28

Individual brightness control with group

2

3

Applications . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3

Ordering information. . . . . . . . . . . . . . . . . . . . . 3

Ordering options. . . . . . . . . . . . . . . . . . . . . . . . 3

Block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . 4

4

4.1

5

dimming/blinking . . . . . . . . . . . . . . . . . . . . . . 29

6

6.1

6.2

Pinning information. . . . . . . . . . . . . . . . . . . . . . 5

Pinning . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5

Pin description . . . . . . . . . . . . . . . . . . . . . . . . . 5

8

Characteristics of the 4-wire SPI serial-bus

interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30

SPI-compatible 4-wire serial interface signals 30

Data format . . . . . . . . . . . . . . . . . . . . . . . . . . 31

Write access sequence . . . . . . . . . . . . . . . . . 31

Read access sequence . . . . . . . . . . . . . . . . . 32

Overlapped read and write access sequence 33

8.1

8.2

8.3

8.4

8.5

7

7.1

7.2

7.2.1

7.2.2

7.2.3

Functional description . . . . . . . . . . . . . . . . . . . 6

Register address and data . . . . . . . . . . . . . . . . 6

Register definitions. . . . . . . . . . . . . . . . . . . . . . 6

MODE1 — Mode register 1 . . . . . . . . . . . . . . . 9

MODE2 — Mode register 2 . . . . . . . . . . . . . . . 9

LEDOUT0 to LEDOUT3, LED driver

output state. . . . . . . . . . . . . . . . . . . . . . . . . . . 11

GRPPWM, group duty cycle control. . . . . . . . 11

GRPFREQ, group frequency . . . . . . . . . . . . . 12

PWM0 to PWM15, individual brightness

control. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12

IREF0 to IREF15, LED output current value

registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13

Gradation control . . . . . . . . . . . . . . . . . . . . . . 14

RAMP_RATE_GRP0 to RAMP_RATE_GRP3,

ramp rate control registers . . . . . . . . . . . . . . . 15

STEP_TIME_GRP0 to STEP_TIME_GRP3, step

time control registers . . . . . . . . . . . . . . . . . . . 15

HOLD_CNTL_GRP0 to HOLD_CNTL_GRP3,

hold ON and OFF control registers. . . . . . . . . 16

IREF_GRP0 to IREF_GRP3, output gain

control. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16

GRAD_MODE_SEL0 to GRAD_MODE_SEL1,

Gradation mode select registers. . . . . . . . . . . 17

GRAD_GRP_SEL0 to GRAD_GRP_SEL3,

Gradation group select registers . . . . . . . . . . 17

GRAD_CNTL, Gradation control register . . . . 18

Ramp control — equation and calculation

example . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19

OFFSET — LEDn output delay offset register 22

PWMALL — brightness control for all LEDn

outputs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23

IREFALL register: output current value for

9

Application design-in information. . . . . . . . . 34

Thermal considerations . . . . . . . . . . . . . . . . . 34

Limiting values . . . . . . . . . . . . . . . . . . . . . . . . 36

Thermal characteristics . . . . . . . . . . . . . . . . . 36

Static characteristics . . . . . . . . . . . . . . . . . . . 37

Dynamic characteristics. . . . . . . . . . . . . . . . . 39

Test information . . . . . . . . . . . . . . . . . . . . . . . 39

Package outline. . . . . . . . . . . . . . . . . . . . . . . . 40

Handling information . . . . . . . . . . . . . . . . . . . 41

9.1

10

11

12

13

14

15

16

7.2.4

7.2.5

7.2.6

7.2.7

7.2.8

7.2.8.1

17

Soldering of SMD packages. . . . . . . . . . . . . . 41

Introduction to soldering. . . . . . . . . . . . . . . . . 41

Wave and reflow soldering. . . . . . . . . . . . . . . 41

Wave soldering . . . . . . . . . . . . . . . . . . . . . . . 41

Reflow soldering . . . . . . . . . . . . . . . . . . . . . . 42

17.1

17.2

17.3

17.4

7.2.8.2

7.2.8.3

7.2.8.4

7.2.8.5

7.2.8.6

18

19

20

Soldering: PCB footprints . . . . . . . . . . . . . . . 44

Abbreviations . . . . . . . . . . . . . . . . . . . . . . . . . 45

Revision history . . . . . . . . . . . . . . . . . . . . . . . 45

21

Legal information . . . . . . . . . . . . . . . . . . . . . . 46

Data sheet status . . . . . . . . . . . . . . . . . . . . . . 46

Definitions . . . . . . . . . . . . . . . . . . . . . . . . . . . 46

Disclaimers . . . . . . . . . . . . . . . . . . . . . . . . . . 46

Trademarks . . . . . . . . . . . . . . . . . . . . . . . . . . 47

21.1

21.2

21.3

21.4

7.2.8.7

7.2.8.8

22

23

Contact information . . . . . . . . . . . . . . . . . . . . 47

Contents. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 48

7.2.9

7.2.10

7.2.11

7.2.12

all LED outputs . . . . . . . . . . . . . . . . . . . . . . . . 23

LED driver constant current outputs . . . . . . . . 23

7.2.12.1 Adjusting output current . . . . . . . . . . . . . . . . . 23

7.2.13 LED error detection . . . . . . . . . . . . . . . . . . . . 26

7.2.13.1 Open-circuit detection principle . . . . . . . . . . . 27

Please be aware that important notices concerning this document and the product(s)

described herein, have been included in section ‘Legal information’.

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 16 June 2016

Document identifier: PCA9745B


型号：	PCA9745BTWQ900
厂家：	NXP
描述：	16-channel SPI serial bus 57 mA/20 V constant current LED driver
文件：	总48页 (文件大小：1462K)
中文：	中文翻译
下载：	下载PDF数据表文档文件

PCA9745BTWQ900 [NXP]

相关型号：

PCA9846BS

PCA9846PW

PCA9846PWJ

PCA9848BS

PCA9848PW

PCA9848PWJ

PCA9849BS

PCA9849PW

PCA9849PWJ

PCA9901

PCA9901DP

PCA9901DP,118