MSM5117805F-XXJS [OKI]
2,097,152-Word × 8-Bit DYNAMIC RAM : FAST PAGE MODE TYPE WITH EDO; 2,097,152字× 8位动态RAM ：与EDO快页模式类型
| 型号： | MSM5117805F-XXJS |
| 厂家： | 
OKI ELECTRONIC COMPONETS |
| 描述： | 2,097,152-Word × 8-Bit DYNAMIC RAM : FAST PAGE MODE TYPE WITH EDO |
| 文件： | 总16页 (文件大小：216K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
FEDD5117805F-01
This version: November. 2000
Previous version :
1
Semiconductor
MSM5117805F
2,097,152-Word × 8-Bit DYNAMIC RAM : FAST PAGE MODE TYPE WITH EDO
DESCRIPTION
The MSM5117805F is a 2,097,152-word × 8-bit dynamic RAM fabricated in Oki’s silicon-gate CMOS
technology. The MSM5117805F achieves high integration, high-speed operation, and low-power
consumption because Oki manufactures the device in a quadruple-layer polysilicon/double-layer metal
CMOS process. The MSM5117805F is available in a 28-pin plastic SOJ or 28-pin plastic TSOP.
FEATURES
∙ 2,097,152-word × 8-bit configuration
∙ Single 5V power supply, ±10% tolerance
∙ Input : TTL compatible, low input capacitance
∙ Output : TTL compatible, 3-state
∙ Refresh : 2048 cycles/32ms
∙ Fast page mode with EDO, read modify write capability
∙ CAS before RAS refresh, hidden refresh, RAS-only refresh capability
∙ Packages
28-pin 400mil plastic SOJ
28-pin 400mil plastic TSOP
(SOJ28-P-400-1.27)
(TSOPII28-P-400-1.27-K)
(Product : MSM5117805F-xxJS)
(Product : MSM5117805F-xxTS-K)
xx indicates speed rank.
PRODUCT FAMILY
Access Time (Max.)
Power Dissipation
Cycle Time
(Min.)
Family
Operating
(Max.)
Standby
(Max.)
t
t
t
t
OEA
RAC
AA
CAC
50ns
25ns
30ns
35ns
13ns
15ns
20ns
13ns
15ns
20ns
84ns
104ns
124ns
550mW
495mW
440mW
MSM5117805F
60ns
70ns
5.5mW
1/16
FEDD5117805F-01
1
Semiconductor
MSM5117805F
PIN CONFIGURATION (TOP VIEW)
VCC
1
28 VSS
27 DQ8
26 DQ7
25 DQ6
24 DQ5
23 CAS
22 OE
21 A9
VCC
1
28 VSS
DQ1 2
DQ2 3
DQ3 4
DQ4 5
WE 6
RAS 7
NC 8
DQ1 2
DQ2 3
DQ3 4
DQ4 5
WE 6
RAS 7
NC 8
27 DQ8
26 DQ7
25 DQ6
24 DQ5
23 CAS
22 OE
21 A9
A10R 9
A0 10
20 A8
A10R 9
A0 10
20 A8
19 A7
19 A7
A1 11
18 A6
A1 11
18 A6
A2 12
17 A5
A2 12
17 A5
A3 13
16 A4
A3 13
16 A4
VCC 14
15 VSS
VCC 14
15 VSS
28-Pin Plastic TSOP
(K Type)
28-Pin Plastic SOJ
Pin Name
Function
A0–A9, A10R
RAS
Address Input
Row Address Strobe
Column Address Strobe
Data Input/Data Output
Output Enable
CAS
DQ1–DQ8
OE
WE
Write Enable
VCC
Power Supply (5V)
Ground (0V)
VSS
NC
No Connection
Note : The same power supply voltage must be provided to every V pin, and the same GND voltage level must
CC
be provided to every V pin.
SS
2/16
FEDD5117805F-01
1
Semiconductor
MSM5117805F
BLOCK DIAGRAM
Timing
Generator
WE
OE
RAS
CAS
I/O
Controller
Output
Buffers
8
8
8
8
DQ1 – DQ8
Column
Address
Buffers
10
Column Decoders
Sense Amplifiers
Input
Buffers
I/O
Selector
Internal
Address
Counter
8
8
Refresh
Control Clock
A0– A9
10
1
Row
Address
Buffers
Row
Deco-
ders
11
Word
Drivers
Memory
Cells
A10R
VCC
On Chip
VBB Generator
On Chip
IVCC Generator
VSS
3/16
FEDD5117805F-01
1
Semiconductor
MSM5117805F
ELECTRICAL CHARACTERISTICS
ABSOLUTE MAXIMUM RATINGS
Parameter
Voltage on Any Pin Relative VSS
Voltage VCC Supply relative to VSS
Short Circuit Output Current
Power Dissipation
Symbol
VIN, VOUT
VCC
Value
–0.5 to VCC+0.5
–0.5 to 7.0
50
Unit
V
V
IOS
MA
W
PD*
1
Operating Temperature
Topr
0 to 70
°C
°C
Storage Temperature
Tstg
–55 to 150
*: Ta = 25°C
RECOMMENDED OPERATING CONDITION
(Ta = 0 to 70°C)
Parameter
Symbol
VCC
VSS
Min.
4.5
Typ.
Max.
5.5
0
Unit
V
5.0
0
Power Supply Voltage
0
V
Input High Voltage
Input Low Voltage
VIH
2.4
VCC + 0.5*1
0.8
V
V
VIL
− 0.5*2
Notes: *1. The input voltage is V + 2.0V when the pulse width is less than 20ns (the pulse width is with respect
CC
to the point at which V is applied).
CC
*2. The input voltage is V − 2.0V when the pulse width is less than 20ns (the pulse width respect to the
SS
point at which V is applied).
SS
PIN CAPACITANCE
(Vcc = 5V ± 10%, Ta = 25°C, f = 1 MHz)
Parameter
Symbol
CIN1
Min.
—
Max.
5
Unit
pF
Input Capacitance (A0 – A9, A10R)
Input Capacitance
CIN2
CI/O
—
—
7
7
pF
pF
(RAS, CAS, WE, OE)
Output Capacitance (DQ1 – DQ8)
4/16
FEDD5117805F-01
1
Semiconductor
MSM5117805F
DC CHARACTERISTICS
(VCC = 5V ± 10%, Ta = 0 to 70°C)
MSM5117805 MSM5117805 MSM5117805
F-50 F-60 F-70
Parameter
Symbol
Condition
Unit Note
Min.
Max.
Min.
Max.
Min.
Max.
Output High Voltage
Output Low Voltage
V
I
I
= −5.0mA
2.4
0
V
2.4
0
V
2.4
0
V
CC
V
V
OH
OH
OL
CC
CC
V
= 4.2mA
0.4
0.4
0.4
OL
0V ≤ V ≤ 6.5V;
I
Input Leakage
Current
I
− 10
− 10
10
− 10
− 10
10
− 10
− 10
10
µA
µA
All other pins not
under test = 0V
LI
DQ disable
Output Leakage
Current
I
10
10
90
10
80
LO
0V ≤ V ≤ V
CC
O
Average Power
Supply Current
RAS, CAS cycling,
= Min.
I
100
mA 1,2
CC1
t
RC
(Operating)
RAS, CAS = V
RAS, CAS
2
1
2
1
2
1
IH
Power Supply
Current
I
I
I
mA
1
CC2
CC3
CC5
(Standby)
≥ V
CC
− 0.2V
RAS cycling,
Average Power
Supply Current
CAS = V ,
IH
100
5
90
5
80
5
mA 1,2
(RAS-only Refresh)
t
= Min.
RC
RAS = V
IH
,
Power Supply
Current
CAS = V ,
mA
1
IL
(Standby)
DQ = enable
Average Power
Supply Current
RAS = cycling,
CAS before RAS
I
I
100
100
90
90
80
80
mA 1,2
mA 1,3
CC6
CC7
(CAS before RAS
Refresh)
RAS = V ,
Average Power
Supply Current
IL
CAS cycling,
(Fast Page Mode)
t
= Min.
HPC
Notes: 1. I Max. is specified as I for output open condition.
CC
CC
2. The address can be changed once or less while RAS = V .
IL
3. The address can be changed once or less while CAS = V .
IH
5/16
FEDD5117805F-01
1
Semiconductor
MSM5117805F
AC CHARACTERISTICS (1/3)
(VCC = 5V ± 10%, Ta = 0 to 70°C) Note1,2,3
MSM5117805
F-50
MSM5117805
F-60
MSM5117805
F-70
Parameter
Symbol
Unit Note
Min.
84
Max.
Min.
104
135
25
Max.
Min.
124
160
30
Max.
Random Read or Write Cycle Time
Read Modify Write Cycle Time
Fast Page Mode Cycle Time
t
ns
ns
ns
RC
t
110
20
RWC
t
HPC
Fast Page Mode Read Modify Write
Cycle Time
t
58
68
78
ns
HPRWC
Access Time from RAS
t
50
13
25
30
13
60
15
30
35
15
70
20
35
40
20
ns 4, 5, 6
RAC
Access Time from CAS
t
ns
ns
ns
ns
4,5
4,6
4
CAC
Access Time from Column Address
Access Time from CAS Precharge
Access Time from OE
t
AA
t
t
CPA
4
OEA
Output Low Impedance Time from
CAS
t
0
5
0
0
5
0
0
5
0
ns
ns
ns
4
CLZ
Data Output Hold After CAS Low
t
DOH
CAS to Data Output Buffer Turn-
off Delay Time
t
13
13
13
13
15
15
15
15
20
20
20
20
7,8
7,8
7
CEZ
REZ
OEZ
RAS to Data Output Buffer Turn-
off Delay Time
t
0
0
0
0
0
0
ns
ns
ns
OE to Data Output Buffer Turn-off
Delay Time
t
WE to Data Output Buffer Turn-
off Delay Time
t
0
1
0
1
0
1
7
3
WEZ
Transition Time
t
50
32
50
32
50
32
ns
ms
ns
T
Refresh Period
t
REF
RAS Precharge Time
RAS Pulse Width
t
30
50
40
60
50
70
RP
t
10,000
10,000
10,000 ns
100,000 ns
RAS
RAS Pulse Width
(Fast Page Mode with EDO)
t
50
100,000
60
100,000
70
RASP
RAS Hold Time
t
7
7
10
10
13
13
ns
ns
RSH
RAS Hold Time referenced to OE
t
ROH
CAS Precharge Time
(Fast Page Mode with EDO)
t
7
10
10
ns
CP
CAS Pulse Width
CAS Hold Time
t
t
7
10,000
10
40
10,000
13
45
10,000 ns
ns
CAS
35
CSH
6/16
FEDD5117805F-01
1
Semiconductor
MSM5117805F
AC CHARACTERISTICS (2/3)
(VCC = 5V ± 10%, Ta = 0 to 70°C) Note1,2,3
MSM5117805
F-50
MSM5117805
F-60
MSM5117805
F-70
Parameter
Symbol
Unit Note
Min.
5
Max.
Min.
5
Max.
Min.
5
Max.
CAS to RAS Precharge Time
t
ns
ns
CRP
RAS Hold Time from CAS Precharge t
30
35
40
RHCP
OE Hold Time from CAS
(DQ Disable)
t
5
5
5
ns
CHO
RAS to CAS Delay Time
t
t
11
9
37
25
14
12
0
45
30
14
12
0
50
35
ns
ns
ns
ns
ns
ns
ns
ns
ns
5
6
RCD
RAS to Column Address Delay Time
Row Address Set-up Time
Row Address Hold Time
RAD
t
0
ASR
t
7
10
0
10
0
RAH
Column Address Set-up Time
Column Address Hold Time
Column Address to RAS Lead Time
Read Command Set-up Time
Read Command Hold Time
t
0
ASC
t
7
10
30
0
13
35
0
CAH
t
25
0
RAL
RCS
RCH
t
t
0
0
0
9
9
Read Command Hold Time
referenced to RAS
t
0
0
0
ns
RRH
Write Command Set-up Time
Write Command Hold Time
Write Command Pulse Width
WE Pulse Width (DQ Disable)
OE Command Hold Time
OE Precharge Time
t
0
7
0
0
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
10
WCS
t
10
10
10
10
10
10
10
10
0
13
10
10
13
10
10
13
13
0
WCH
t
7
WP
t
7
WPE
t
7
OEH
t
t
7
OEP
OE Command Hold Time
Write Command to RAS Lead Time
Write Command to CAS Lead Time
Data-in Set-up Time
7
OCH
RWL
CWL
t
t
7
7
t
0
11
11
DS
DH
Data-in Hold Time
t
7
10
15
34
49
79
54
13
20
44
59
94
64
OE to Data-in Delay Time
CAS to WE Delay Time
t
t
13
30
42
67
47
OED
10
10
10
10
CWD
Column Address to WE Delay Time
RAS to WE Delay Time
t
AWD
RWD
t
CAS Precharge WE Delay Time
t
CPWD
7/16
FEDD5117805F-01
1
Semiconductor
MSM5117805F
AC CHARACTERISTICS (3/3)
(VCC = 3.3V ± 0.3V, Ta = 0 to 70°C) Note1,2,3
MSM5117805
F-50
MSM5117805
F-60
MSM5117805
F-70
Parameter
Symbol
Unit Note
Min.
5
Max.
Min.
5
Max.
Min.
5
Max.
CAS Active Delay Time from RAS
t
t
t
ns
ns
ns
ns
ns
RPC
CSR
CHR
Precharge
RAS to CAS Set-up Time
(CAS before RAS)
5
5
5
RAS to CAS Hold Time
(CAS before RAS)
10
10
10
10
10
10
10
10
10
WE to CAS Hold Time
(CAS before RAS)
t
WRP
WRH
WE Hold Time from RAS
(CAS before RAS)
t
RAS to WE Set-up Time
RAS to WE Hold Time
t
t
10
10
10
10
10
10
ns
ns
WTS
WTH
8/16
FEDD5117805F-01
1
Semiconductor
MSM5117805F
Notes: 1. A start-up delay of 200µs is required after power-up, followed by a minimum of eight initialization
cycles (RAS-only refresh or CAS before RAS refresh) before proper device operation is achieved.
2. The AC characteristics assume tT = 2ns.
3. VIH (Min.) and VIL (Max.) are reference levels for measuring input timing signals. Transition times (tT)
are measured between VIH and VIL.
4. -50 is measured with a load circuit equivalent to 2TTL load and 50pF, and -60/-70 is measured with a
load circuit equivalent to 2TTL load and 100pF.
5. Operation within the tRCD (Max.) limit ensures that tRAC (Max.) can be met.
t
RCD (Max.) is specified as a reference point only. If tRCD is greater than the specified tRCD (Max.) limit,
then the access time is controlled by tCAC
.
6. Operation within the tRAD (Max.) limit ensures that tRAC (Max.) can be met.
t
RAD (Max.) is specified as a reference point only. If tRAD is greater than the specified tRAD (Max.) limit,
then the access time is controlled by tAA.
7. tCEZ (Max.), tREZ (Max.), tWEZ (Max.), and tOEZ (Max.) define the time at which the output achieved the
open circuit condition and are not referenced to output voltage levels.
8. tCEZ, and tREZ must be satisfied for open circuit condition.
9. tRCH or tRRH must be satisfied for a read cycle.
10. tWCS, tCWD, tRWD, tAWD and tCPWD are not restrictive operating parameters. They are included in the data
sheet as electrical characteristics only. If tWCS ≥ tWCS (Min.), then the cycle is an early write cycle and
the data out will remain open circuit (high impedance) throughout the entire cycle. If tCWD ≥ tCWD
(Min.), tRWD ≥ tRWD(Min.), tAWD ≥ tAWD (Min.) and tCPWD ≥ tCPWD (Min.), then the cycle is a read modify
write cycle and data out will contain data read from the selected cell; if neither of the above sets of
conditions is satisfied, then the condition of the data out (at access time) is indeterminate.
11. These parameters are referenced to the CAS, leading edges in an early write cycle, and to the WE
leading edge in an OE control write cycle, or a read modify write cycle.
9/16
FEDD5117805F-01
1
Semiconductor
MSM5117805F
TIMING CHART
Read Cycle
tRC
tRAS
VIH
RAS
tRP
VIL
tCSH
tCRP
tCRP
tRCD
tRSH
tCAS
VIH
CAS
tRAD
tASR tRAH
VIL
tRAL
tASC
tCAH
VIH
Address
VIL
Row
Column
tRCS
tRRH
VIH
WE
tAA
tRCH
VIL
tROH
tREZ
tOEA
VIH
OE
VIL
tCAC
tCEZ
tRAC
tOEZ
tCLZ
VOH
DQ
Valid Data-out
Open
VOL
“H” or “L”
Write Cycle (Early Write)
tRC
tRAS
VIH
RAS
tRP
tCRP
VIL
tCSH
tCRP
tRCD
tRSH
tCAS
VIH
CAS
tRAD
tRAH
VIL
tRAL
tASR
tCAH
tASC
Column
tWCH
VIH
Address
Row
VIL
tCWL
tWCS
tWP
VIH
VIL
WE
OE
DQ
tRWL
VIH
VIL
tDH
Valid Data-in
tDS
VIH
VIL
Open
“H” or “L”
10/16
FEDD5117805F-01
1
Semiconductor
MSM5117805F
Read Modify Write Cycle
tRWC
tRAS
VIH
RAS
tRP
VIL
tCSH
tCRP
tCRP
tRCD
tRSH
tCAS
VIH
CAS
tRAD
tRAH
VIL
tCWL
tRWL
tCAH
tASR
tASC
VIH
Address
Row
Column
tRCS
VIL
tCWD
tRWD
tWP
VIH
VIL
WE
OE
tAWD
tAA
tOEH
tOEA
VIH
VIL
tOED
tOEZ
tDH
tCAC
tDS
tRAC
tCLZ
VI/OH
VI/OL
Valid
Data-out
Valid
Data-in
DQ
“H” or “L”
11/16
FEDD5117805F-01
1
Semiconductor
MSM5117805F
Fast Page Mode Read Cycle (Part-1)
tRASP
tRP
tRCD
tHPC
tRHCP
VIH
RAS
VIL
tCSH
tCP
tCP
tCRP
tCAS
tCAS
tCAS
VIH
VIL
CAS
tRAD
tRAH
tASC
tASC
tASR
tCAH
tASC
tCAH
tCAH
VIH
VIL
Address
Row
Column
Column
Column
tOCH
tRCS
tRRH
VIH
VIL
WE
OE
tAA
tCAC
tCHO
tOEP
tOEP
tCAC
tRAC
tAA
tOEA
tAA
VIH
VIL
tCPA
tOEA
tOEA
tOEZ
tREZ
tOEZ
tCAC
tDOH
VOH
VOL
Valid
Data-out
Valid *
Data-out
Valid *
Data-out
Valid Data-out
DQ
tCLZ
* : Same Data,
“H” or “L”
Fast Page Mode Read Cycle (Part-2)
tRP
tRASP
tRHCP
tHPC
VIH
RAS
VIL
tCRP
tCRP
tCSH
tHPC
tCAS
tRCD
tCP
tCP
tCAS
tCAS
VIH
VIL
CAS
tRAD
tRAH
tASR
tASC
tASC
tCAH
tCAH
tASC
tCAH
VIH
VIL
Address
Row
Column
tAA
Column
Column
tRCS
tRCS
VIH
VIL
WE
OE
tRCH
tRAC
tCPA
tAA
tWPE
tAA
tOEA
VIH
VIL
tCAC
tCEZ
tCAC
tWEZ
tCAC
tDOH
VOH
VOL
Valid
Data-out
Valid
Data-out
Valid Data-out
DQ
tCLZ
“H” or “L”
12/16
FEDD5117805F-01
1
Semiconductor
MSM5117805F
Fast Page Mode Write Cycle (Early Write)
tRP
tRASP
tCSH
tHPC
tHPC
VIH
RAS
VIL
tCRP
tRCD
tCP
tCP
tRSH
tCAS
tCAS
tCAS
VIH
VIL
CAS
tRAD
tRAH
tASC
tASC
tASR
tASC
tCAH
tCAH
tCAH
VIH
VIL
Address
Row
Column
tWCH
Column
tWCS
Column
tWCS
tWCH
tWCS
tWCH
VIH
VIL
WE
OE
DQ
VIH
VIL
tDS
tDH
tDS
tDH
tDS
tDH
VIH
VIL
Valid
Data-in
Valid
Data-in
Valid
Data-in
“H” or “L”
Fast Page Mode Read Modify Write Cycle
tRASP
tRWD
tCPWD
VIH
RAS
VIL
tCRP
tRCD
tCP
tRWL
tCWD
VIH
VIL
tASC
CAS
tASC
tRAD
tHPRWC
tCAH
tCAH
tCPA
tASR
tCWL
tRAH
VIH
VIL
Address
Row
Column
Column
tCWD
tRCS
tRCS
VIH
VIL
WE
tAWD
tAWD
tAA
tWP
tAA
tWP
tDS
tDS
tRAC
tOEA
tOEA
VIH
VIL
tOED
tOED
OE
tOEH
tOEH
tDH
tCAC
tOEZ
tDH
tCAC
tOEZ
VI/OH
VI/OL
Valid
Data-out
Valid
Data-in
Valid
Data-out
Valid
Data-in
DQ
tCLZ
tCLZ
“H” or “L”
13/16
FEDD5117805F-01
1
Semiconductor
MSM5117805F
RAS-only Refresh Cycle
tRC
tRAS
VIH
RAS
tRP
VIL
tRPC
tCRP
VIH
CAS
VIL
tASR tRAH
VIH
Address
VIL
Row
tCEZ
VOH
DQ
Open
VOL
“H” or “L”
Note: WE, OE = “H” or “L”
CAS before RAS Refresh Cycle
tRP
tRC
tRAS
VIH
RAS
tRPC
tCP
tRP
VIL
tCSR
tRPC
tCHR
VIH
CAS
VIL
tWRP
tWRH
tWRP
VIH
WE
VIL
tCEZ
VOH
VOL
DQ
Open
Note: OE, Address = “H” or “L”
“H” or “L”
14/16
FEDD5117805F-01
1
Semiconductor
MSM5117805F
Hidden Refresh Read Cycle
tRC
tRC
tRAS
tRAS
VIH
RAS
VIL
tCRP
tRCD
tRSH
tRP
tRP
tCHR
VIH
CAS
tRAD
tRAH
VIL
tASR
tASC
tCAH
VIH
Address
Row
Column
VIL
tRCS
tCAC
tRAL
tRRH
VIH
VIL
WE
tREZ
tAA
tROH
tOEA
tWRP tWRH
tCEZ
VIH
VIL
OE
tRAC
tOEZ
tCLZ
VOH
VOL
DQ
Open
Valid Data-out
“H” or “L”
Hidden Refresh Write Cycle
tRC
tRC
tRAS
tRAS
VIH
RAS
VIL
tRP
tCRP
tRCD
tRSH
tRP
tCHR
VIH
CAS
tRAD
tRAH
VIL
tCAH
tASR
tASC
VIH
VIL
Address
Row
Column
tRAL
tRWL
tWP
VIH
VIL
WE
OE
DQ
tWCH
tWRP tWRH
tWCS
VIH
VIL
tDS
tDH
Valid Data-in
VIH
VIL
“H” or “L”
15/16
FEDD5117805F-01
1
Semiconductor
MSM5117805F
NOTICE
1. The information contained herein can change without notice owing to product and/or technical improvements.
Before using the product, please make sure that the information being referred to is up-to-date.
2. The outline of action and examples for application circuits described herein have been chosen as an explanation
for the standard action and performance of the product. When planning to use the product, please ensure that
the external conditions are reflected in the actual circuit, assembly, and program designs.
3. When designing your product, please use our product below the specified maximum ratings and within the
specified operating ranges including, but not limited to, operating voltage, power dissipation, and operating
temperature.
4. Oki assumes no responsibility or liability whatsoever for any failure or unusual or
unexpected operation resulting from misuse, neglect, improper installation, repair, alteration
or accident, improper handling, or unusual physical or electrical stress including, but not
limited to, exposure to parameters beyond the specified maximum ratings or operation
outside the specified operating range.
5. Neither indemnity against nor license of a third party’s industrial and intellectual property right, etc. is granted
by us in connection with the use of the product and/or the information and drawings contained herein. No
responsibility is assumed by us for any infringement of a third party’s right which may result from the use
thereof.
6. The products listed in this document are intended for use in general electronics equipment for commercial
applications (e.g., office automation, communication equipment, measurement equipment, consumer
electronics, etc.). These products are not authorized for use in any system or application that requires special or
enhanced quality and reliability characteristics nor in any system or application where the failure of such
system or application may result in the loss or damage of property, or death or injury to humans.
Such applications include, but are not limited to, traffic and automotive equipment, safety devices, aerospace
equipment, nuclear power control, medical equipment, and life-support systems.
7. Certain products in this document may need government approval before they can be exported to particular
countries. The purchaser assumes the responsibility of determining the legality of export of these products and
will take appropriate and necessary steps at their own expense for these.
8. No part of the contents contained herein may be reprinted or reproduced without our prior permission.
Copyright 2000 Oki Electric Industry Co., Ltd.
16/16
相关型号：
MSM5118160A-70TS-K
Fast Page DRAM, 1MX16, 70ns, CMOS, PDSO44, 0.400 INCH, 0.80 MM PITCH, PLASTIC, TSOP2-50/44
OKI
MSM5118160A-80TS-K
Fast Page DRAM, 1MX16, 80ns, CMOS, PDSO44, 0.400 INCH, 0.80 MM PITCH, PLASTIC, TSOP2-50/44
OKI
MSM5118160B-50TS-K
Fast Page DRAM, 1MX16, 50ns, CMOS, PDSO44, 0.400 INCH, 0.80 MM PITCH, PLASTIC, TSOP2-50/44
OKI
MSM5118160B-50TS-L
Fast Page DRAM, 1MX16, 50ns, CMOS, PDSO44, 0.400 INCH, 0.80 MM PITCH, PLASTIC, TSOP2-50/44
OKI
MSM5118160B-60JS
Fast Page DRAM, 1MX16, 60ns, CMOS, PDSO42, 0.400 INCH, 1.27 MM PITCH, PLASTIC, SOJ-42
OKI
©2020 ICPDF网 联系我们和版权申明