MSM6653-XXXRS [OKI]
Speech Synthesizer, 31.2s, CMOS, PDIP18, 0.300 INCH, 2.54 MM PITCH, PLASTIC, DIP-18;
| 型号： | MSM6653-XXXRS |
| 厂家： | 
OKI ELECTRONIC COMPONETS |
| 描述： | Speech Synthesizer, 31.2s, CMOS, PDIP18, 0.300 INCH, 2.54 MM PITCH, PLASTIC, DIP-18 有原始数据的样本ROM 光电二极管 商用集成电路 |
| 文件： | 总126页 (文件大小：808K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
FEDL6650FULL-06
Issue Date: May 30, 2002
OKI Semiconductor
MSM6652/53/54/55/56-xxx, MSM6652A/53A/54A/55A/56A/58A-xxx, MSM66P56-xx,
MSM6650
Internal Mask ROM Voice Synthesis IC, Internal One-Time-Programmable (OTP) ROM Voice Synthesis IC,
External ROM Drive Voice Synthesis IC
GENERAL DESCRIPTION
The MSM6650 family is the successor to OKI’s MSM6375 family. To ensure high-quality voice synthesis, the
MSM6650 family members offer adaptive differential pulse-code modulation (ADPCM) playback, pulse-code
modulation (PCM) playback, 12-bit D/A conversion, and on-chip –40 dB/octave low-pass filter (LPF).
The conventional “beep” tones and 2-channel playback are now easier to use. OKI has added additional functions
such as melody play, fade-out, and random playback. OKI has improved external control by adding an Phrase
Control Table functioin. The Phrase Control Table function can be used to form sentences by linking phrases.
The MSM6650 family members can support a variety of applications as it can function in either Standalone Mode
or Microcontroller Interface Mode. In Microcontroller Interface Mode, serial input control is available. Serial
input control minimizes the number of microcontroller port pins required for voice synthesis control. The
MSM6650 family includes an internal mask ROM version, internal one-time-programmable (OTP) ROM version,
and external ROM version. The features of the MSM6650 family devices are as follows.
• MSM6652/53/54/55/56-xxx
These devices are single-chip voice synthesizers with an on-chip mask ROM using the CMOS technology.
Standalone Mode or Microcontroller Interface Mode can be selected by mask option.
These have already been obsolete devices. We recommend A version when you design in your new products as
bellows.
• MSM6652A/53A/54A/55A/56A/58A-xxx
The trial production period for these devices is shorter than those described above. These devices are suitable for
new products.
• MSM66P56-xx
The device is a single-chip CMOS voice synthesizer with one-time-programmable (OTP) ROM.
Standalone and Microcontroller Interface Modes are selected by using a code (01-04).
The user can easily write voice data using the development tool AR204,AR205. Unlike the mask ROM version,
the OTP version is suited to applications which requires a small lot production of different type devices or short
delivery time.
• MSM6650
The MSM6650 device can directly connect external ROM or EPROM of up to 64 Mbits, which stores voice data.
This device is ideally suited to an evaluation IC for the MSM6650 family because its circuit configuration is
identical to those of the mask ROM-based and OTP version devices.
1/126
FEDL6650FULL-06
OKI Semiconductor
MSM6650 Family
CONTENTS
Standalone Mode
FEATURES .............................................................................................................................................................5
BLOCK DIAGRAMS .............................................................................................................................................7
PIN CONFIGURATION (TOP VIEW).................................................................................................................10
PIN DESCRIPTIONS ...........................................................................................................................................12
ABSOLUTE MAXIMUM RATINGS...................................................................................................................17
RECOMMENDED OPERATING CONDITIONS ...............................................................................................17
ELECTRICAL CHARACTERISTICS..................................................................................................................18
TIMING DIAGRAMS ..........................................................................................................................................20
FUNCTIONAL DESCRIPTION...........................................................................................................................22
1. Playback Code Specification.........................................................................................................................22
2. Internal ROM Usage and Disabled Area .......................................................................................................22
3. Pull-up/Pull-down Resistor............................................................................................................................22
4. Option(s)........................................................................................................................................................23
5. Standalone Mode...........................................................................................................................................23
6. Sampling Frequency......................................................................................................................................29
7. Voice Playback Time .....................................................................................................................................30
8. Channel Status...............................................................................................................................................30
9. Playback Method...........................................................................................................................................30
10. Standby Conversion.....................................................................................................................................33
11. Voice Output................................................................................................................................................33
12. Low-pass Filter POP Noise .........................................................................................................................35
13. RC Oscillation .............................................................................................................................................36
14. Ceramic Oscillation.....................................................................................................................................40
15. Power Supply (For MSM6650) ...................................................................................................................41
APPLICATION CIRCUITS ..................................................................................................................................42
2/126
FEDL6650FULL-06
OKI Semiconductor
MSM6650 Family
Microcontroller Interface Mode
FEATURES ...........................................................................................................................................................46
BLOCK DIAGRAMS ...........................................................................................................................................48
PIN CONFIGURATION (TOP VIEW).................................................................................................................51
PIN DESCRIPTIONS ...........................................................................................................................................53
ABSOLUTE MAXIMUM RATINGS...................................................................................................................59
RECOMMENDED OPERATING CONDITIONS ...............................................................................................59
ELECTRICAL CHARACTERISTICS..................................................................................................................60
TIMING DIAGRAMS ..........................................................................................................................................62
FUNCTIONAL DESCRIPTION...........................................................................................................................68
1. Playback Code Specification.........................................................................................................................68
2. Internal ROM Usage and Disabled Area .......................................................................................................68
3. Pull-up/Pull-down Resistor............................................................................................................................69
4. Options ..........................................................................................................................................................69
5. Microcontroller Interface Mode ....................................................................................................................72
6. Command Data..............................................................................................................................................76
7. Address Data..................................................................................................................................................84
8. Stop Code ......................................................................................................................................................85
9. Sampling Frequency......................................................................................................................................90
10. Voice Playback Time ...................................................................................................................................90
11. Channel Status .............................................................................................................................................91
12. Playback Method.........................................................................................................................................91
13. Standby Conversion.....................................................................................................................................94
14. Voice Output................................................................................................................................................94
15. Low-Pass Filter Pop Noise ..........................................................................................................................96
16. Ceramic Oscillation.....................................................................................................................................97
17. Power Supply (for MSM6650)....................................................................................................................98
18. External ROM Driving Timing (for MSM6650).........................................................................................99
APPLICATION CIRCUITS ................................................................................................................................101
Phrase Control Table Function
PHRASE CONTROL TABLE.............................................................................................................................105
1. Phrase Control Table Commands ................................................................................................................109
2. PCM Playback using the Phrase Control Table........................................................................................... 113
3. Melody Playback using the Phrase Control Table ....................................................................................... 113
4. Random Playback using the Phrase Control Table...................................................................................... 113
5. Channel 2 Mixing Function in the Phrase Control Table............................................................................. 114
ECHO PLAYBACK OF A SINGLE PHRASE ................................................................................................... 114
ECHO PLAYBACK OF MULTIPLE PHRASES ............................................................................................... 117
ECHO PLAYBACK OF A SINGLE PHRASE WITHIN A PHRASE STRING................................................. 118
PACKAGE DIMENSIONS.................................................................................................................................121
REVISION HISTORY ........................................................................................................................................125
3/126
FEDL6650FULL-06
OKI Semiconductor
MSM6650 Family
The table below shows the major differences between the MSM6650 family and the MSM6375 family.
MSM6650 Family
MSM6375 Family
Standalone mode/Microcontroller
interface mode
Interface
SW input/CPU input interface
4-bit ADPCM or 8-bit PCM/Melody
PCM
Voice synthesis method
4-bit ADPCM
1.0 and 2.0 kHz,
0.5, 1.0, 1.3, 2.0kHz
Options (16 ms to 2100 ms)
“Beep” tone frequency (length)
(User-specified length, fixed at
either 64, 128, 250, or 500 ms)
Three frequencies at two oscillator
frequencies
Eight frequencies
Sampling frequency (fSAM
)
(4.0,5.3, 6.4, 8.0, 10.6, 12.8, 16.0, or (4.0, 6.4, 8.0 kHz with fOSC = 64 kHz;
32.0 kHz)
16.0, 25.6, 32.0 kHz with fOSC = 256
kHz)
256 kHz (RC)/4.096 MHz
(ceramic/crystal)
Master clock frequency (fOSC
)
40 kHz to 256 kHz
–24 dB/octave
LPF attenuation factor
–40 dB/octave
fCUT
1.8
2.6
2.6
6.4
3.2
4.2
5.1
6.4 12.8
fCUT
fSAM
1.5
4.0
3.0
6.4
3.0
8.0
LPF cut-off frequency (fCUT), kHZ
fSAM 4.0 5.3
8.0 10.6 12.8 16.0 32.0
Maximum phrase number
Pull-up/pull-down resistors
Standby conversion time
Mask options
127
111
—
Built in
0.2 sec
3 sec
4 options
14 options
Phrase Control Table
Fade-out
Added function in Phrase Control
Table
Random playback
Melody playback
PCM playback
—
Serial input/port output
The MSM6375 family have already been obsolete devices. We recommend to design with using MSM6650
family when you design in your new products.
4/126
FEDL6650FULL-06
OKI Semiconductor
MSM6650 Family
STANDALONE MODE
FEATURES
Maximum playback time (sec)
Device name
ROM size
f
SAM = 4.0 kHz
16.9
fSAM = 6.4 kHz
10.5
fSAM = 8.0 kHz
8.4
fSAM = 16 kHz
4.2
MSM6652, 6652A
MSM6653, 6653A
MSM6654, 6654A
MSM6655, 6655A
MSM6656, 6656A
MSM6658A
288 Kbits
544 Kbits
1 Mbit
31.2
19.5
15.6
7.8
63.8
39.9
31.9
15.9
1.5 Mbits
2 Mbits
96.5
60.3
48.2
24.1
129.1
259.7
129.1
4194.3
80.7
64.5
32.2
4 Mbits
162.9
80.7
129.8
64.5
64.9
MSM66P56
2 Mbit
32.2
MSM6650
64 Mbits (Max)
2620.5
2096.4
1048.2
Note: Actual voice ROM area is smaller by 22 Kbits.
• 4-bit ADPCM or 8-bit PCM sound generation
• Melody function
• Phrase Control Table function
• Two-channel mixing function
• Built-in random playback function
• Fade-out function via four-step sound volume attenuation
• Built-in beep tone of 0.5 kHz, 1.0 kHz, 1.3 kHz, or 2.0 kHz selectable with a specific code
• Sampling frequency of 4.0 kHz, 5.3 kHz, 6.4 kHz, 8.0 kHz, 10.6 kHz, 12.8 kHz, 16.0 kHz, or 32.0 kHz (32 kHz
sampling is not possible when using RC oscillation)
• Up to 120 phrases
• Built-in 12-bit D/A converter
• Built-in –40 dB/octave low-pass filter
• Standby function
• Selectable RC or ceramic oscillation
• Package options:
18-pin plastic DIP (DIP18-P-300-2.54)
(MSM6652-xxxRS/MSM6653-xxxRS/
MSM6654-xxxRS/MSM6655-xxxRS/
MSM6656-xxxRS/MSM6652A-xxxRS/
MSM6653A-xxxRS/MSM6654A-xxxRS/
MSM6655A-xxxRS/MSM6656A-xxxRS/
MSM6658A-xxxRS)
24-pin plastic SOP (SOP24-P-430-1.27-K)
(MSM6652-xxxGS-K/MSM6653-xxxGS-K/
MSM6654-xxxGS-K/MSM6655-xxxGS-K/
MSM6656-xxxGS-K/MSM6652A-xxxGS-K/
MSM6653A-xxxGS-K/MSM6654A-xxxGS-K/
MSM6655A-xxxGS-K/MSM6656A-xxxGS-K/
MSM6658A-xxxGS-K/MSM66P56-03GS-K/
MSM66P56-04GS-K)
20-pin plastic DIP (DIP20-P-300-2.54-W1)
64-pin plastic QFP (QFP64-P-1420-1.00-BK)
(MSM66P56-03RS/MSM66P56-04RS)
(MSM6650GS-BK)
5/126
FEDL6650FULL-06
OKI Semiconductor
MSM6650 Family
• Option Table
Microcontroller interface Mode
Standalone Mode
Pin Name
—
Serial Input
Parallel Input
With Standby
No Standby
MSM6652/53/54/55/56
MSM6652A/53A/54A/
55A/56A/58A
*1
*2
Mask Option
MSM66P56
—
–01
“H”
“H”
—
–02
“H”
“L”
—
–03
“L”
“L”
“L”
–04
“L”
CPU
MSM6650
SERIAL
STBY
“L”
“H”
*1.
*2.
The options for the mask ROM-based devices are mask options. The user should send OKI an
option list before starting development. A sample of option list is shown below.
A code of OTP version device corresponds to one of the options. The user should specify either
MSM66P56-03 or MSM66P56-04. (In this case, no option list is required.)
Oki Electric Industry Co., Ltd.
Date:
Option List
You are requested to develop MSM665X-XXX on the following conditions.
1. Options
There are four options for the MSM6650 family.
Choose and circle the desired option.
Standby
conversion
Option
Interface mode
Microcontroller
Microcontroller
Standalone
Input
Serial
Parallel
—
Option A
Option B
Option C
Option D
—
—
Yes
No
Standalone
—
2. Package and quantity
Item
Package
(circle the desired one)
Quantity
Note
Up to 10 samples.
Operating temp. :
10 to 30°C
18-pin DIP
(ceramic)
24-pin SOP
(ceramic)
Ceramic
sample
chip
chip
chip
pcs
pcs
Mold
18-pin DIP
(plastic)
24-pin SOP
(plastic)
Up to 50 samples
sample
Mass
produc-
tion
18-pin DIP
(plastic)
24-pin SOP
(plastic)
pcs per lot
monthly
Signed by
Title :
Company name :
6/126
FEDL6650FULL-06
OKI Semiconductor
MSM6650 Family
BLOCK DIAGRAMS
MSM6652/53/54/55/56-xxx
MSM6652A/53A/54A/55A/56A/58A-xxx
7/126
FEDL6650FULL-06
OKI Semiconductor
MSM6650 Family
MSM66P56-xx
8/126
FEDL6650FULL-06
OKI Semiconductor
MSM6650 Family
MSM6650
9/126
FEDL6650FULL-06
OKI Semiconductor
MSM6650 Family
PIN CONFIGURATION (TOP VIEW)
The MSM66P56-xx has two more pins than the MSM6652-6658A while their pin configurations are identical.
The additional two pins (VPP, PGM) of the MSM66P56-xx may be open at playback after completion of writing.
MSM6652-6658A (Mask ROM)
MSM66P56 (OTP)
18
17
16
15
14
13
12
11
10
1
2
1
2
3
4
5
6
7
8
9
20
19
18
17
16
15
14
13
12
11
PGM
SW3
SW2
SW1
SW0
RND
OSC3
OSC2
OSC1
VDD
A0
A1
A2
SW3
SW2
SW1
SW0
RND
OSC3
OSC2
OSC1
VDD
VPP
A0
A1
3
4
A2
TEST
BUSY
XT/
AOUT
GND
5
6
BUSY
XT/
AOUT
GND
7
8
9
10
18-Pin Plastic DIP
20-Pin Plastic DIP
MSM6652-xxxRS, MSM6653-xxxRS, MSM6654-xxxRS,
MSM6655-xxxRS, MSM6656-xxxRS, MSM6652A-xxxRS,
MSM6653A-xxxRS, MSM6654A-xxxRS, MSM6655A-xxxRS,
MSM6656A-xxxRS, MSM6658A-xxxRS
MSM66P56-03/-04RS
MSM6652-6658A (Mask ROM)
MSM66P56 (OTP)
GND
AOUT
XT/CR
NC
1
2
24
23
22
21
24
23
22
21
20
19
18
VDD
OSC1
OSC2
NC
GND
AOUT
XT/CR
NC
VDD
OSC1
OSC2
NC
1
2
3
4
5
6
7
8
9
3
4
BUSY
NC
5
20 BUSY
OSC3
NC
OSC3
NC
19
18
17
16
15
14
13
6
NC
7
VPP
NC
NC
PGM
RND
SW0
8
17 RESET
RND
SW0
SW1
SW2
SW3
RESET
TEST
A2
16
9
TEST
A2
10
11
12
15
14
SW1 10
A1
A1
SW2
11
13 A0
A0
SW3 12
24-Pin Plastic SOP
24-Pin Plastic SOP
SM6652-xxxGS-K, MSM6653-xxxGS-K,
MSM6654-xxxGS-K, MSM6655-xxxGS-K,
MSM66P56-03/-04GS-K
MSM6656-xxxGS-K, MSM6652A-xxxGS-K,
MSM6653A-xxxGS-K, MSM6654A-xxxGS-K,
MSM6655A-xxxGS-K, MSM6656A-xxxGS-K,
MSM6658A-xxxGS-K
10/126
FEDL6650FULL-06
OKI Semiconductor
MSM6650 Family
MSM6650
Product name: MSM6650GS-BK
1
RA10
RA9
RA8
RA7
RA6
RA5
RA4
RA3
RA2
RA1
RA0
D7
51
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
NC
2
NC
3
BUSY
NAR
4
5
AOUT
6
AGND
7
DGND
8
AVDD
9
DVDD
10
XT/OSC1
11
XT/OSC2
12
OSC3
13
D6
TEST1
14
D5
RND
15
D4
XT/CR
16
D3
CPU
17
D2
TEST2
18
D1
IBUSY
19
NC
NC
NC: No connection
64-Pin Plastic QFP
11/126
FEDL6650FULL-06
OKI Semiconductor
MSM6650 Family
PIN DESCRIPTIONS
1. MSM6652/53/54/55/56-xxx, MSM6652A/53A/54A/55A/56A/58A-xxx
18-Pin plastic DIP
Pin
5
Symbol
Type
I
Description
Reset. Setting this pin to “L” puts the LSI In standby status. At this time,
oscillation stops, AOUT is pulled to GND, and the device is initialized.
This pin has an internal pull-up resistor.
RESET
Busy. This pin outputs “L” level during playback. At power-on, this pin Is at “H”
level.
6
BUSY
O
XT/CR selectable pin. Set to “H” level when using ceramic oscillation. Set to “L”
7
8
XT/CR
I
level when using RC oscillation.
AOUT
O
Sound Output. This is the synthesized output pin of the internal low-pass filter.
Oscillator 1. This pin is a ceramic oscillator connection pin when using ceramic
oscillation. This pin is an RC connection pin when using RC oscillation.
When using an external clock, use this pin as the clock input.
11
OSC1
OSC2
I
O
O
I
Oscillator 2. This pin is a ceramic oscillator connection pin when using a
ceramic oscillator. This is an RC connection pin when using RC oscillation.
Leave open if using an external clock. OSC2 outputs “L” level in standby
status.
12
Oscillator 3. Leave open if using a ceramic oscillator. This pin is the RC
connection pin when using RC oscillation. When RC oscillation is selected,
OSC3 outputs “H” level in standby status.
13
OSC3
Random Playback. Random playback starts when the RND pin is set to “L”
level. At the fall of RND, addresses from the random address playback circuit
inside the IC are fetched. Set to “H” level if random playback is not used. This
pin has an Internal pull-up resistor.
14
RND
Phrase Inputs. These pins are phrase input pins corresponding to playback. If
the Input changes, SW0 to SW3 pins capture address data after 16 ms and
speech playback commences. These pins have internal pull-down resistors.
15-18
SW0-SW3
I
Phrase Inputs. Phrase input pins corresponding to playback. The A0 input
becomes invalid when the random playback function is used.
1-3
9
A0-A2
GND
VDD
I
—
—
I
Ground.
Power supply. Insert a 0.1 µF or more bypass capacitor between this pin and
GND.
10
4
TEST
Test Mode. Set to “H” level. This pin has an Internal pull-up resistor
12/126
FEDL6650FULL-06
OKI Semiconductor
MSM6650 Family
2. MSM66P56-xx
20-Pin plastic DIP
Pin
6
Symbol
Type
I
Description
Reset. Setting this pin to “L” puts the LSI in standby status. At this time,
oscillation stops, AOUT is pulled to GND, and the device is initialized.
This pin has an internal pull-up resistor.
RESET
Busy. This pin outputs “L” level during playback. At power-on, this pin Is at “H”
level.
7
BUSY
O
XT/CR selectable pin. Set to “H” level when using ceramic oscillation. Set to “L”
8
9
XT/CR
I
level when using RC oscillation.
AOUT
O
Sound Output. This is the synthesized output pin of the internal low-pass filter.
Oscillator 1. This pin is a ceramic oscillator connection pin when using ceramic
oscillation. This pin is an RC connection pin when using RC oscillation.
When using an external clock, use this pin as the clock input.
12
OSC1
OSC2
I
O
O
I
Oscillator 2. This pin Is a ceramic oscillator connection pin when using a
ceramic oscillator. This is an RC connection pin when using RC oscillation.
Leave open if using an external clock. OSC2 outputs “L” level in standby
status.
13
Oscillator 3. Leave open if using a ceramic oscillator. This pin is the RC
connection pin when using RC oscillation. When RC oscillation is selected,
OSC3 outputs “H” level In standby status.
14
OSC3
Random Playback. Random playback starts when the RND pin is set to “L”
level. At the fall of RND, addresses from the random address playback circuit
inside the IC are fetched. Set to “H” level if random playback is not used. This
pin has an Internal pull-up resistor.
15
RND
Phrase Inputs. These pins are phrase Input pins corresponding to playback. If
the Input changes, SW0 to SW3 pins capture address data after 16 ms and
speech playback commences. These pins have internal pull-down resistors.
16-19
SW0-SW3
I
Phrase Inputs. Phrase input pins corresponding to playback. The A0 input
becomes invalid when the random playback function is used.
2-4
10
11
5
A0-A2
GND
VDD
I
—
—
I
Ground.
Power supply. Insert a 0.1 µF or more bypass capacitor between this pin and
GND.
TEST
VPP
Test Mode. Set to “H” level. This pin has an Internal pull-up resistor.
Power supply used when writing data to Internal OTP ROM. Leave open or set
to “H” level during playback.
1
—
Interface with voice analysis edit tool AR204. Set to “L” level or leave open
during playback.
20
PGM
I
13/126
FEDL6650FULL-06
OKI Semiconductor
MSM6650 Family
3. MSM6652/53/54/55/56-xxx, MSM6652A/53A/54A/55A/56A/58A-xxx, MSM66P56-xx
24-Pin plastic SOP
Pin
17
Symbol
Type
I
Description
Reset. Setting this pin to “L” puts the LSI in standby status. At this time,
oscillation stops, AOUT is pulled to GND, and the device is initialized.
This pin has an internal pull-up resistor.
RESET
Busy. This pin outputs “L” level during playback. At power-on, this pin Is at “H”
level.
20
BUSY
O
XT/CR selectable pin. Set to “H” level when using ceramic oscillation. Set to “L”
22
23
XT/CR
I
level when using RC oscillation.
AOUT
O
Sound Output. This is the synthesized output pin of the internal low-pass filter.
Oscillator 1. This pin is a ceramic oscillator connection pin when using ceramic
oscillation. This pin is an RC connection pin when using RC oscillation.
When using an external clock, use this pin as the clock input.
2
OSC1
OSC2
I
O
O
I
Oscillator 2. This pin Is a ceramic oscillator connection pin when using a
ceramic oscillator. This is an RC connection pin when using RC oscillation.
Leave open if using an external clock. OSC2 outputs “L” level in standby
status.
3
Oscillator 3. Leave open if using a ceramic oscillator. This pin is the RC
connection pin when using RC oscillation. When RC oscillation is selected,
OSC3 outputs “H” level In standby status.
5
OSC3
Random Playback. Random playback starts when the RND pin is set to “L”
level. At the fall of RND, addresses from the random address playback circuit
inside the IC are fetched. Set to “H” level if random playback is not used. This
pin has an Internal pull-up resistor.
8
RND
Phrase Inputs. These pins are phrase Input pins corresponding to playback. If
the Input changes, SW0 to SW3 pins capture address data after 16 ms and
speech playback commences. These pins have internal pull-down resistors.
9-12
SW0-SW3
I
Phrase Inputs. Phrase input pins corresponding to playback. The A0 input
becomes invalid when the random playback function is used.
13-15
24
A0-A2
GND
VDD
I
—
—
I
Ground.
Power supply. Insert a 0.1 µF or more bypass capacitor between this pin and
GND.
1
16
TEST
Test Mode. Set to “H” level. This pin has an Internal pull-up resistor.
Power supply used when writing data to Internal OTP ROM. Leave pen or set
to “H” level during playback.
18
VPP
*
—
Interface with voice analysis edit tool AR204. Set to “L” level or leave open
during playback.
7
PGM*
I
* Pins for MSM66P56-xx only
14/126
FEDL6650FULL-06
OKI Semiconductor
MSM6650 Family
4. MSM6650
64-Pin plastic QFP
Pin
29
Symbol
Type
I
Description
Reset. Setting this pin to “L” puts the LSI in standby status. At this time,
oscillation stops, AOUT is pulled to GND, and the device is initialized.
This pin has an internal pull-up resistor.
RESET
Busy. This pin outputs “L” level during playback. At power-on, this pin Is at “H”
level.
3
BUSY
O
XT/CR selectable pin. Set to “H” level when using ceramic oscillation. Set to “L”
15
5
XT/CR
I
level when using RC oscillation.
AOUT
O
Sound Output. This is the synthesized output pin of the internal low-pass filter.
Oscillator 1. This pin is a ceramic oscillator connection pin when using ceramic
oscillation. This pin is an RC connection pin when using RC oscillation.
When using an external clock, use this pin as the clock input.
10
11
12
14
XT/OSC1
XT/OSC2
OSC3
I
Oscillator 2. This pin Is a ceramic oscillator connection pin when using a
ceramic oscillator. This is an RC connection pin when using RC oscillation.
Leave open if using an external clock. OSC2 outputs “L” level in standby
status.
O
O
I
Oscillator 3. Leave open if using a ceramic oscillator. This pin is the RC
connection pin when using RC oscillation. When RC oscillation is selected,
OSC3 outputs “H” level In standby status.
Random Playback. Random playback starts when the RND pin is set to “L”
level. At the fall of RND, addresses from the random address playback circuit
inside the IC are fetched. Set to “H” level if random playback is not used. This
pin has an Internal pull-up resistor.
RND
Phrase Inputs. These pins are phrase Input pins corresponding to playback. If
the input changes, SW0 to SW3 pins capture address data after 16 ms and
speech playback commences. These pins have internal pull-down resistors.
21-24
25-27
SW0-SW3
A0-A2
I
I
Phrase Inputs. Phrase input pins corresponding to playback. The A0 input
becomes invalid when the random playback function is used.
15/126
FEDL6650FULL-06
OKI Semiconductor
MSM6650 Family
Pin
6
Symbol
AGND
DGND
Type
—
Description
Analog ground pin.
Digital ground pin.
7
—
Analog power pin. Insert a 0.1 µF or more bypass capacitor in between this pin
and AGND.
8
9
AVDD
DVDD
CPU
—
—
I
Digital power pin. Insert a 0.1 µF or more bypass capacitor in between this pin
and DGND.
CPU Mode. Set to “L” level to select Standalone Mode. Set to “H” level to select
Microcontroller Interface Mode.
16
Test. Set these pins to “H” level. The TEST1 and TEST3 pins have internal
13, 28
17
TEST1, 3
TEST2
I
pull-up resistor.
I
Test Set this pin to “L” level.
Outputs “L” level during voice playback (except during standby conversion
time), or when the AOUT pin is at half VDD level.
18
IBUSY
O
O
20
STANDBY
Standby indicator. This output pin remains at “L” level during oscillation.
Chip Enable. CE is a timing output pin to control read of external memory. This
pin outputs when RCS is at the “L” level. This pin outputs “H” level when RCS is
at the “H” level.
30
CE
O
Read Chip Select. The data bits D0-D7 are internally pulled down when RCS is
high. Addresses and CE are output when RCS is at “L” level. The RA22-RA0
address pins become high impedance and CE pin outputs “H” level when RCS
is at the “H” level.
31
RCS
I
External Memory Data Bus. Data Is input when RCS Is low When RCS is high,
32 34-40
41-63
D0-D7
I
these pins become low due to Internal pull-down resistors.
External Memory Address. These are address pins for an external memory
output when RCS Is low. These pins become high impedance status If RCS is
in “H” level.
RA0-RA22
O
Standby Control. If set to “L” level, the MSM6650 enters standby mode 0.2
seconds after voice ends. If set to “H” level, the MSM6650 AOUT output
maintains half VDD after voice ends.
64
STBY
I
16/126
FEDL6650FULL-06
OKI Semiconductor
MSM6650 Family
ABSOLUTE MAXIMUM RATINGS
(GND = 0 V)
Parameter
Power supply voltage
Input voltage
Symbol
VDD
Condition
Ta = 25°C
—
Rating
Unit
V
–0.3 to +7.0
–0.3 to VDD + 0.3
–55 to +150
VIN
V
Storage temperature
TSTG
°C
RECOMMENDED OPERATING CONDITIONS
(GND = 0 V)
Unit
Parameter
Symbol
VDD
Condition
Range
MSM6652-56,
MSM6650,
2.4 to 5.5
V
MSM6652A-56A
Power supply voltage
MSM6658A,
MSM66P56
VDD
TOP
3.5 to 5.5
V
Operating temperature
Master clock frequency 1
Master clock frequency 2
—
–40 to +85
Typ.
°C
Min.
3.5
Max.
MHz
4.5
fOSC1
When crystal selected
When RC selected (*)
4.096
256
fOSC2
200
300
kHz
* If RC oscillation is selected, 32 kHz sampling frequency cannot be selected.
17/126
FEDL6650FULL-06
OKI Semiconductor
MSM6650 Family
ELECTRICAL CHARACTERISTICS
DC Characteristics
(VDD = 5.0 V, GND = 0 V, Ta = –40 to +85°C)
Parameter
“H” input voltage
“L” input voltage
“H” output voltage
“L” output voltage
“H” input current 1
Symbol
VIH
Condition
—
Min.
4.2
—
Typ.
—
Max.
—
Unit
V
VIL
—
—
0.8
—
V
VOH
VOL
lOH = –1 mA
lOL = 2 mA
VIH = VDD
4.6
—
—
V
—
0.4
10
V
lIH1
—
—
µA
Internal pull-down
resistance
“H” input current 2
lIH2
lIL1
lIL2
30
90
—
200
—
µA
µA
µA
“L” input current 1
VIL= GND
–10
Internal pull-up
resistance
“L” input current 2 (note)
–200
–90
–30
Operating power
consumption
IDD
lDS
—
—
6
10
mA
Ta = –40°C to +50°C
Ta = –40°C to +85°C
—
—
—
—
10
30
µA
µA
Standby power
consumption
Analog Characteristics
(VDD = 5.0 V, GND = 0 V, Ta = –40 to +85°C)
Parameter
Symbol
Condition
Min.
Typ.
Max.
Unit
D/A output relative
accuracy
When D/A output is
selected
|VDAE
|
—
—
40
mV
When D/A output is
selected
D/A output impedance
RDAO
15
50
25
35
kΩ
When LPF output is
selected
LPF driving resistance
LPF output impedance
RAOUT
RLPF
—
1
—
3
kΩ
kΩ
IF = 100 µA
2.0VPP sine wave at 1
kHz input waveform, fS
= 8 kHz, Harmonic
wave distortion =
2nd-21st harmonic
wave component
Harmonic wave distortion
Noise during silence
dH
—
—
2.0
4.0
20
%
Signal component +
2nd-21st harmonic
wave component
No load, input
waveform mute
nS
5
mV
18/126
FEDL6650FULL-06
OKI Semiconductor
MSM6650 Family
DC Characteristics
(VDD = 3.1 V, GND = 0 V, Ta = –40 to +85°C)
Parameter
“H” input voltage
“L” input voltage
“H” output voltage
“L” output voltage
“H” input current 1
Symbol
VIH
Condition
—
Min.
2.7
—
Typ.
—
Max.
—
Unit
V
VIL
—
—
0.5
—
V
VOH
VOL
lOH = –1 mA
lOL = 2 mA
VIH = VDD
2.6
—
—
V
—
0.4
10
V
lIH1
—
—
µA
Internal pull-down
resistance
“H” input current 2
“L” input current 1
“L” input current 2
lIH2
lIL1
lIL2
10
30
—
100
—
µA
µA
µA
VIL = GND
–10
Internal pull-up
resistance
–100
–30
–10
Operating power
consumption
IDD
lDS
RAOUT
RLPF
—
—
4
7
mA
Ta = –40°C to +50°C
Ta = –40°C to +85°C
—
—
—
—
5
µA
µA
Standby power
consumption
20
When LPF output is
selected
LPF driving resistance
LPF output impedance
50
—
—
1
—
3
kΩ
kΩ
IF = 100 µA
AC Characteristics
(VDD = 2.4 to 5.5 V, GND = 0 V, Ta = –40 to +85°C)
(VDD = 3.5 to 5.5 V, GND = 0 V, Ta = –40 to +85°C) (Note)
Parameter
Symbol
fduty
Condition
Min.
40
Typ.
50
Max.
60
Unit
%
Master clock duty cycle
—
—
RESET input pulse width
tW(
10
—
—
µs
)
RST
RESET input time after
tD(RST
—
0
—
—
—
—
µs
µs
)
power-on
See Functional
Description 5.2
RND input pulse width
tW(
100
16
)
RAN
SW0-SW3 input pulse width
BUSY output time 1
tW(SW)
tSBS
—
—
—
—
10
ms
µs
—
BUSY output time 2
tBN
At fSAM = 8 kHz
130
14
150
15
64
8
170
16
µs
Chattering prevention time
D/A converter change time
LPF stable time
tCHA
—
—
—
—
ms
ms
ms
sec
tDAR, tDAF
tL
60
68
6
10
Standby transition time
tSTB
0.15
0.2
0.25
Random address capture
time
See Functional
Description 5.2
tRA
16
32
48
µs
Note: Applied to MSM6658A-xxx and MSM66P56-xx.
19/126
FEDL6650FULL-06
OKI Semiconductor
MSM6650 Family
TIMING DIAGRAMS
Power-On Timing
VDD
tD(RST
)
tw(RST
)
RESET (I)
BUSY (O)
Activation of Standby State Timing when IC is activated
tW(SW)
Address Data Capture
SW0 (I)
tCHA
tSBS
BUSY (O)
IBUSY (O)
*
STANBY (O)
*
tL
AOUT (O)
tDAF
tDAR
tSTB
Oscillation Startup
Standby Status
Standby Status
D/A Converter Change Time
* IBUSY, STANDBY timings are applied to MSM6650 alone.
Repeated Playback Timing
SW0 (I)
tBN
BUSY (O)
AOUT (O)
Single-phrase
Repeated Playback
Single-phrase
Playback
Oscillation Startup
20/126
FEDL6650FULL-06
OKI Semiconductor
MSM6650 Family
Playback Timing during Transition of SW0-SW3
A2-A0 (I)
SW3-SW2 (I) “L”
SW1 (I)
SW0 (I)
BUSY (O)
AOUT (O)
Second Phrase
Play
First Phrase
Play
tCHA
Oscillation Startup
First Phrase Playback Stops
Repeated Random Playback Timing
RND (I)
BUSY (O)
AOUT (O)
First Phrase
Play
Same Phrase
Repeated Play
Oscillation Startup
Random Address Capture Timing
tw(RAN
)
RND (I)
Random Address Fixed Time
BUSY (O)
AOUT (O)
tRA
Voice Output
Oscillation Startup
21/126
FEDL6650FULL-06
OKI Semiconductor
MSM6650 Family
FUNCTIONAL DESCRIPTION
1. Playback Code Specification
The user can specify a maximum of 120 phrases. Table 1.1 shows the settings by A2-A0 and SW3-SW0.
Table 1.1 User Specified Phrase List
A2-A0
000
SW3-SW0
0000
Code Description
Inhibit code
0001
User Specified Phrases (120 phrases)
111
1111
2. Internal ROM Usage and Disabled Area
(MSM6652/53/54/55/56-xxx, MSM6652A/53A/54A/55A/56A/58A-xxx, MSM66P56-xx)
The last 3 bytes of the internal ROM are not to be used as shown in Table 2.1. Please do not use these 3 bytes when
creating the sound ROM.
For example, do not specify other than the MSM6652 (such as the MSM6653) with development tools AR203 and
AR204 when preparing the EPROM for the MSM6652.
Table 2.1 shows the addresses that are not to be used for each model.
Table 2.1 Internal ROM Layout and Disabled Area
Type
Voice Data Area
00B00-08FFC
00B00-10FFC
00B00-1FFFC
00B00-2FFFC
00B00-3FFFC
00B00-7FFFC
00B00-3FFFC
Disabled Area
MSM6652, 6652A
MSM6653, 6653A
MSM6654, 6654A
MSM6655, 6655A
MSM6656, 6656A
MSM6658A
08FFD, 08FFE, 08FFF
10FFD, 10FFE, 10FFF
1FFFD, 1FFFE, 1FFFF
2FFFD, 2FFFE, 2FFFF
3FFFD, 3FFFE, 3FFFF
7FFFD, 7FFFE, 7FFFF
3FFFD, 3FFFE, 3FFFF
MSM66P56
Note: Addresses are in hex.
3. Pull-up/Pull-down Resistor
The RESET, RND and TEST pins have internal pull-up resistors and the SW3-SW0 pins have internal pull-down
resistors.
Table 3.1 Pins with Pull-up/Pull-down Resistor
Pins with pull-up
Pins with pull-down
SW3-SW0
MSM6652/53/54/55/56
MSM6652A/53A/54A/55A/56A/58A
RESET, RND, TEST
MSM66P56
MSM6650
RESET, RND, TEST
RESET, RND, TEST1, 3
SW3-SW0
SW3-SW0
22/126
FEDL6650FULL-06
OKI Semiconductor
MSM6650 Family
4. Option(s)
In standalone mode the XT/CR pin can be used to select the oscillation circuit. If this pin is set to “H” level, the
circuit is in ceramic oscillation, conversely, if set to “L” level, the circuit is in RC oscillation.
In the case of RC oscillation, however, a 32 kHz sampling frequency cannot be used.
An option to move to standby mode can be selected when rewriting ROM data.
5. Standalone Mode
In standalone mode, the SW input interface function and the random playback function can be used.
5.1 SW Input Interface
With the SW input interface, voice synthesis starts when SW3-SW0 pins have changed. To prevent chattering, the
address is captured 16 ms (tCHA) after SW3-SW0 pins have changed. Voice synthesis does not start if A2-A0 pins
have changed.
Set the RND pin to “H” level if the random playback function is not used.
At power on, SW3-SW0 pins are all “L” level.
The SW input interface is effective when operating the MSM665X using a push-button switch.
Speech synthesis starts when an address is changed by pressing the push-button switch. If the push-button switch is
released during playback, then playback stops after the current phrase is completed.
A2-A0 (I)
SW3-SW1 (I) “L”
tCHA
SW0 (I)
tW(SW)
tCHA
BUSY (O)
AOUT (O)
Oscillation Startup
Figure 5.1 SW Input Interface-Playback Timing
Figure 5.1 shows playback timing.
SW3-SW0 pins have chattering prevention circuits.
The pulse period at each pin requires 16 ms (TCHA) or more.
If a push-button switch is continuously pushed, the same phrase is played repeatedly. Figure 5.2 shows repeated
playback timing. Figure 5.3 shows timing when A2-A0 are changed during playback.
23/126
FEDL6650FULL-06
OKI Semiconductor
MSM6650 Family
A2-A0 (I)
SW3-SW1 (I) “L”
SW0 (I)
BUSY (O)
AOUT (O)
1st Phrase
Playback
1st Phrase
Continuous
Oscillation Startup
Playback
Figure 5.2 SW Input Interface - Repeated Playback Timing
A2-A0 (I)
SW3-SW1 (I) “L”
SW0 (I)
BUSY (O)
AOUT (O)
1st Phrase
Playback
2nd Phrase
Playback
Oscillation Startup
Figure 5.3 SW Input Interface Playback Timing
If SW3-SW0 pins change during playback, then playback stops and the next phrase is played. For the next phrase
playback, the voice is first stopped and playback occurs after 16 ms of chattering prevention.
Figure 5.4 shows timing when SW3-SW0 are changed during playback.
24/126
FEDL6650FULL-06
OKI Semiconductor
MSM6650 Family
A2-A0 (I)
SW3-SW2 (I) “L”
SW1 (I)
SW0 (I)
BUSY (O)
AOUT (O)
1st Phrase
Playback
2nd Phrase
Playback
tCHA
Oscillation Startup
1st Phrase Voice Stop
Figure 5.4 Timing when SW3-SW0 are Changed during Playback
If playback is attempted at an unused address in the phrase ROM, then AOUT goes to 1/2 VDD and playback does
not occur. Figure 5.5 shows the timing.
A2-A0 (I)
SW3-SW1 (I) “L”
SW0 (I)
BUSY (O)
AOUT (O)
tBN
Oscillation Startup
tL+tDAR+tBN
Figure 5.5 Timing when Playback is Attempted at an Unused Phrase Address
In the SW interface, addresses (SW3-SW0 are all “L”) that do not start up voice playback exist without fail. When
power is turned ON or when input to RESET, the addresses set from SW3 to SW0 become the addresses that do not
start up voice playback. Therefore, when the circuit consists of diode matrixes that use push-button switches, the
maximum playback phrases become 120 phrases.
Combinations of A2-A0 are eight kinds.
When addresses of SW3-SW0 that do not start up voice playback are 0000;
27 – 8 = 120 (phrases)
25/126
FEDL6650FULL-06
OKI Semiconductor
MSM6650 Family
5.2 Random Playback Function
The random playback function generates 31 random addresses correspoding to the 5 bits of the addresses of A0,
and SW3-SW0 (except ALL “L”) on the IC, after which playback commences.
This means there is no external input to the A0, SW3-SW0 pins. Since the A0 pin has no internal pull-up/pull-
down resistor, permanently set to “L” or “H”.
Playback will not occur if none of the 31 addresses have been assigned a phrase. Caution is advised when creating
ROM data.
For example, when four phrases, “sunny”, “rainy”, “cloudy”, and “snowy” are to be played, set the phrases as
shown in Table 5.1 to 31 random addresses. The four phrases are then played at random as shown below.
Table 5.1 Random Address Setup Example
A2, A1
A0, SW3-SW0
00001
Phrase
Sunny
Rainy
00010
00011
Cloudy
Snowy
Sunny
00100
00
00101
11110
11111
Rainy
Snowy
Random playback occurs in accordance with the timing shown in Figure 5.6. The random address is captured at the
fall of the RND pin, and voice playback commences. When power is turned ON, or when RESET is input, the
phrase at address “00001” is played while a random counter remains initialized until random playback is initiated.
tw(RAN
)
RND (I)
Random Address Fixed Time
BUSY (O)
tRA
AOUT (O)
Voice Output
Oscillation Startup
Figure 5.6 Random Address Capture
26/126
FEDL6650FULL-06
OKI Semiconductor
MSM6650 Family
Table 5.2 Addresses for Random Play
A2, A1
00
A0, SW3-SW0 *
00001
Code Description
Random Playback Address
(31 Types)
11111
01
10
11
Same as above
Same as above
*
Address(es) corresponding to A0, SW3-SW0 pins.
For a random address, 31 phrases can be set for each LOGICAL condition of addresses A2 and A1 (i.e., “00”, “01”,
“10”, and “11”).
In random playback, note that the four logic states (00, 01, 10, 11) in user specified phrases cannot be used when
the phrase ROM data is prepared.
A random address is set by the “H” level time of the RND pin, so if the same pulse width is input by
microcontroller, the random address fixed time becomes constant, and a “random” phrase may not be played under
these conditions. The random address fixed time must be inconsistent in order to produce random playback.
Invalid Pulse
RND (I)
BUSY (O)
AOUT (O)
Oscillation Startup
Figure 5.7 Timing when a Pulse is Input to the RND Pin during Random Play
27/126
FEDL6650FULL-06
OKI Semiconductor
MSM6650 Family
RND (I)
BUSY (O)
AOUT (O)
1st Phrase
Playback
Same Phrase
Continuous Playback
Oscillation Startup
Figure 5.8 Repeat Playback Timing of Random Play
As shown in Figure 5.7, if a pulse is input to the RND pin during voice playback (BUSY is “L” level), that pulse
becomes invalid. If the RND pin remains “L” level after phrase playback has been completed, then the same
phrase is repeated, as shown in Figure 5.8.
If SW3-SW0 are changed during random playback, voice playback stops, and voice data that corresponds to
SW3-SW0 is played.
Figure 5.9 shows the timing when SW3-SW0 are changed during random play.
SW3-SW1 (I)
SW0 (I)
RND (I)
BUSY (O)
AOUT (O)
Playback of
Random Address
Voice Stop
Oscillation Startup
Figure 5.9 Timing when a Pulse is Input to the SW0 Pin during Random Playback
Table 5.3 and Figure 5.10 show the address settings that stop random playback. These settings also stop playback
when the “infinite repeat” command is used during Phrase Control Table playback.
28/126
FEDL6650FULL-06
OKI Semiconductor
MSM6650 Family
Table 5.3 Random Play and Stop Addresses
A2, A1
00
A0, SW3-SW0 *
00001
Code Description
Random Play Address
(31 Types)
11111
00001
01
Stop Address
* Addresses corresponding to A0, SW3-SW0 pins.
SW0
SW1
SW2
SW3
A0
A1
A2
RND
Figure 5.10 Circuit Example for Random Play Stop
6. Sampling Frequency
Sampling frequencies can be specified for each phrase in the voice data of the internal ROM. For channel synthesis,
if channels 1 and 2 are played simultaneously, the channel 1 sampling frequency has priority.
When channel 2 is played, only the sampling frequency for the first phrase is valid.
The following eight frequencies can be selected when creating voice data.
4.0 kHz, 5.3 kHz, 6.4 kHz, 8.0 kHz, 10.6 kHz, 12.8 kHz, 16.0 kHz, 32.0 kHz
In standalone, RC oscillation or ceramic oscillation can be selected. If RC oscillation is selected however, 32.0
kHz sampling cannot be selected.
29/126
FEDL6650FULL-06
OKI Semiconductor
MSM6650 Family
7. Voice Playback Time
Table 7.1 shows internal ROM configuration. The actual voice data ROM area is different from the indicated ROM
capacity.
The voice data management area shown in Table 7.1 is about 6 Kbits, and the Phrase Control Table area includes
16 Kbits.
Table 7.1 ROM Configuration
Phrase Address Data Area
Phrase Control Table Area
Sound Data Area
TEST Data Area
Use the following formula as a guide to compute voice playback time.
Playback Time = (ROM Capacity – 16 – 6) × 1024 × 255/256 ÷ Data Rate (kbps)
For example, if data was created at a 4.0 kHz sampling rate using the MSM6652 (288-Kbit ROM), the playback
time is
(288 – 16 – 6) × 1024 × 255/256 ÷ 16 (kbps) = 16.9 (sec.)
8. Channel Status
The BUSY pin outputs the status signals. It outputs “L” level when either channel 1 or 2 is playing voice. “H” level
is output when power is turned on.
9. Playback Method
The MSM6375 family uses the ADPCM playback method, however the MSM6650 family has three playback
methods: ADPCM, PCM and melody playback. The respective features and selection criteria are explained below.
9.1 ADPCM Method
With the ADPCM (adaptive differential pulse-code modulation) method, basic quantization width ∆ is adaptively
changed for each sampling, and is encoded to 4-bit data each time. This further improves the follow-up properties
to speech wave forms.
Conversion to ADPCM data is performed by the development tool AR761 or AR762.
ADPCM is a compression algorithm which provides the best compromise between quality (bandwidth) and
memory usage (data rate). ADPCM can be used for accurate reproduction of voice, music, and sound effects.
30/126
FEDL6650FULL-06
OKI Semiconductor
9.2 PCM Method
MSM6650 Family
The PCM method of the MSM6650 family uses an 8-bit straight binary format. Of the three methods, PCM is best
suited to accurate reproduction of sound effects or waveforms which are pulse shaped or change rapidly (such as
high frequency pure tone sine-waves).
9.3 Melody Playback Method
The AR761 and AR762 development tools support melody regeneration system. The melody data can be
composed by using these tools. Therefore, unique sound can be created.
9.4 Data Rate of Each Method
The data rate shows the degree of data compression and the data amount to synthesize for 1 second. The data rate is
determined by the relationship between the sampling frequency and the format (number of bits per sample). The
following formula is used.
Data rate (kbps) = Sampling frequency (kHz) × Number of bits per sample
The data rate of the three methods are compared below when the sampling frequency is 6.4 kHz.
1) ADPCM Method
Data Rate (kbps) = 6.4 (kHz) × 4 (bit) = 25.6 (kbps)
2) PCM Method
Data Rate (kbps) = 6.4 (kHz) × 8 (bit) = 51.2 (kbps)
3) Melody Playback Method
With the melody playback method, the data rate changes depend on the tempo or the kind of note
(
) used. The formula does not determine the data rate changes. The average data rate is
8 kbps.
The data rate of the melody playback method is calculated as follows:
Data rate = number of notes per second × data amount per note [Kbits]
For example, to obtain data rate from the following conditions,
f
SAM = 6.4 kHz
Number of notes per second = 1
Time [seconds] taken for each thirty-second note = 0.083 sec (Tempo = 90)
first, obtain the data amount per note with the following expression:
Data amount per note [Kbits]
= data amount per thirty-second note [bits per note] × 2
= Time taken for each thirty-second
note [sec] × fsam [Hz] × 8 [bits] × 2
= 0.083 × 6400 × 8 × 2
8.5 [Kbits]
Therefore, when the number of notes per second is 1, the data rate is approximately 8.5 kbps.
31/126
FEDL6650FULL-06
OKI Semiconductor
MSM6650 Family
9.5 Channel Synthesis Combinations for Each Playback Method
Melody and Beep Tone playback is in channel 1 only.
Table 9.1 Channel Synthesis Combinations
VOICE (ADPCM)
PCM
Channel 2
BEEP
MELODY
SILENCE
TONE
–6 to
0 dB
–6 to
0 dB
Channel 1
VOICE
–18 dB
–18 dB
0 dB
–6 to –18 dB
0 dB
*
*
*
*
*
*
*
*
*
*
×
×
×
×
×
×
×
×
*
*
*
*
*
*
*
*
×
×
×
×
×
×
×
×
(ADPCM)
*
*
MELODY
–6 to –18 dB
0 dB
PCM
–6 to –18 dB
BEEP TONE
SILENCE
*
In the case of channel synthesis, verify the voice quality with the MSM6650 evaluation board. The
combination of channels 1 and 2 can sometimes cause clipping is either of the channels is recorded
at a level that is too high.
32/126
FEDL6650FULL-06
OKI Semiconductor
MSM6650 Family
10. Standby Conversion
When standby conversion is selected by MASK option, if the next phrase does not start within 200 ms after voice
ends, the IC enters standby status and all operation stops. If restarted, it takes about 100 ms from the restart to voice
start because the “pop noise” suppression circuit is in operation.
If standby conversion is not selected by the MASK option, the IC does not enter standby status even if voice
playback has ceased. Current is drawn since AOUT remains at about 1/2 VDD and oscillation is in opration. If
restarted, playback occurs after 350 µs. To enter standby status when standby conversion is not selected, the
RESET pulse must be input.
If the RESET pulse is input, the output level at AOUT instantaneously goes to GND level, causing pop noises.
Table 10.1 Standby Conversion
Standby Conversion
Selected
No Standby Conversion
Selected
Pin Name
—
MSM6652/53/54/55/56,
MSM6652A/53A/54A/55A/56A/58A
Mask option
MSM66P56
MSM6650
—
–03 code
“L”
–04 code
“H”
STBY
11. Voice Output
In standalone mode speech is output via an internal low-pass filter (LPF). Table 11.1 shows output level of AOUT
pin. This filter consists of switched capacitors. Table 11.2 shows the relationship between sampling frequencies
and cutoff frequencies.
Table 11.1 Output Level of AOUT Pin
Playback Method
ADPCM
Lowest Level
Center Level
Highest Level
approx. 0.15 × VDD
approx. 0.25 × VDD
approx. 0.25 × VDD
approx. 0.25 × VDD
approx. 0.5 × VDD
approx. 0.5 × VDD
approx. 0.5 × VDD
approx. 0.5 × VDD
approx. 0.95 × VDD
approx. 0.75 × VDD
approx. 0.75 × VDD
approx. 0.75 × VDD
PCM
Melody
BEEP Tone
33/126
FEDL6650FULL-06
OKI Semiconductor
MSM6650 Family
Each device of the MSM6650 family contains a 4-order LPF using the switched capacitor filter technology. The
attenuation is –40 dB/oct.
The cutoff frequency and LPF frequency change depending on the sampling frequency (fSAM). The cutoff
frequency is 0.4 time as low as the sampling frequency.
The LPF frequency characteristics at fSAM = 8 kHz are shown below.
[dB] 20
[dB] 20
10
0
10
0
–10
–20
–10
–20
–30
–40
–50
–60
–70
–80
–30
–40
–50
–60
–70
–80
100
1k
10k
[Hz]
100
1k
10k
[Hz]
Figure11.1 LPF frequency characteristics
(fSAM = 8.0 kHz)
Figure11.2 LPF frequency characteristics
(fSAM = 8.0 kHz)
(Applied to MSM6650, MSM6652A to 58A)
(Applied to MSM66P56)
Table 11.2 Cutoff Frequencies of Low Pass Filter
Cutoff Frequency
Sampling Frequency (fSAM
)
MSM6650, MSM6652A to 6658A (fCUT
)
MSM66P56 (fCUT
approx. 1.8 kHz
approx. 2.6 kHz
approx. 2.6 kHz
approx. 3.2 kHz
approx. 4.2 kHz
approx. 5.1 kHz
approx. 6.4 kHz
)
4.0 kHz
5.3 kHz
6.4 kHz
8.0 kHz
10.6 kHz
12.8 kHz
16.0 kHz
32.0 kHz
approx. 1.6 kHz
approx. 2.5 kHz
approx. 2.5 kHz
approx. 3.1 kHz
approx. 4.1 kHz
approx. 5.0 kHz
approx. 6.2 kHz
approx. 12.5 kHz
approx. 12.8 kHz
Note: The cutoff frequency of MSM6650 and MSM6652A to MSM6658A are different from those of
MSM66P56.
34/126
FEDL6650FULL-06
OKI Semiconductor
MSM6650 Family
12. Low-pass Filter POP Noise
Each device of the MSM6650 family contains a “pop” noise killer circuit.
However, a low-pass filter selected may cause “pop” noise as the filter output's circled portions of the figure 12.1
change by approx. 0.7 V abruptly.
Standby conversion
time
Standby conversion
time
Figure 12.1 Pop Noise of Low-Pass Filter
“Pop” noise can be reduced by connecting a diode at the AOUT output (as shown below).
AOUT
Figure 12.2 Pop Noise Killer Circuit
35/126
FEDL6650FULL-06
OKI Semiconductor
MSM6650 Family
13. RC Oscillation
Figure 13.1 shows an external circuit diagram using RC oscillation.
R1
OSC1
R2
OSC2
C
OSC3
Figure 13.1 RC Oscillation
13.1 Determining RC Constants
The RC oscillation frequency characteristics are shown in Figures 13.2, 13.3, and 13.4. If fOSC is set to 256 kHz,
refer to the following values to set the C and R2 based on the printed-circuit board type.
R1 = 100 kΩ, R2 = 30 kΩ, C = 30 pF
(MSM6652/53/54/55/56-xxx,
MSM6652A/53A/54A/55A/56A/58A-xxx)
(MSM66P56-xx)
R1 = 100 kΩ, R2 = 25 kΩ, C = 20 pF
R1 = 150 kΩ, R2 = 45 kΩ, C = 10 pF
(MSM6650)
When choosing RC oscillation, the RC oscillation frequency varies according to the fluctuation of the external C
and R2.
13.2 Fluctuation of RC Oscillation Frequencies
When using a 30 kΩ R2, the error due to process variations of the IC is ±4% maximum so that the fluctuation of the
RC oscillation frequency when using a capacitor (C) of ±1% accuracy and a resistor (R2) of ±2% accuracy is a
maximum of ±7% approximately.
36/126
FEDL6650FULL-06
OKI Semiconductor
MSM6650 Family
VDD = 3 V
R1 = 100 kΩ
C =20 pF
VDD = 5 V
R1 = 100 kΩ
C = 20 pF
400
300
200
100
VDD = 3 V
VDD = 5 V
R1 = 100 kΩ
C = 30 pF
R1 = 100 kΩ
C = 30 pF
0
10
20
30
40
50
60
70
Load Resistance R2 (kΩ)
Figure 13.2 RC Oscillation Frequency Characteristics
(MSM6652/53/54/55/56-xxx, MSM6652A/53A/54A/55A/56A/58A-xxx)
37/126
FEDL6650FULL-06
OKI Semiconductor
MSM6650 Family
400
300
200
100
VDD = 3.5 V
R1 = 100 kΩ
C = 20 pF
VDD = 5.0 V
R1 = 100 kΩ
C = 20 pF
VDD = 3.5 V
R1 = 100 kΩ
C = 30 pF
VDD = 5.0 V
R1 = 100 kΩ
C = 30 pF
0
10
20
30
40
50
60
70
80
Load Resistance R2 (kΩ)
Figure 13.3 RC Oscillation Frequency Characteristics (MSM66P56)
38/126
FEDL6650FULL-06
OKI Semiconductor
MSM6650 Family
VDD = 5 V
400
R1 = 100 kΩ
C = 10 pF
VDD = 5 V
R1 = 150 kΩ
C = 10 pF
300
200
100
VDD = 5 V
R1 = 100 kΩ
C = 30 pF
VDD = 5 V
R1 = 150 kΩ
C = 30 pF
20
30
40
50
60
70
80
Load Resistance R2 (kΩ)
Figure 13.4 RC Oscillation Frequency Characteristics (MSM6650)
39/126
FEDL6650FULL-06
OKI Semiconductor
MSM6650 Family
14. Ceramic Oscillation
Figure 14.1 shows an external circuit diagram using a ceramic oscillation.
XT
C1
C2
Figure 14.1 External Circuit Diagram
Figure 14.2 shows an external circuit diagram using a ceramic oscillator, CSTLS4M09G53-B0 or
CSTCR4M09G53-R0 made by Murata MFG. Co., Ltd.
XT
Internal Capacitor
Figure 14.2 CSTLS4M09G53-B0 or CSTCR4M09G53-R0
Figure 14.4 shows an extend circuit diagram using a ceramic oscillator, KBR4.0MSA/MWS/MKS/PBRC4.00A
made by Kyocera Corp.
When using an oscillator, 4.00 MHz, playback speed is approximately 2% slower than the speed when using the
development tools AR204, AR205 and demonstration board.
XT
XT
33 pF
33 pF
Internal Capacitor
Figure 14.4 KBR4.0MSA/PBRC4.00A
Figure 14.5 KBR4.0MWS/MKS
40/126
FEDL6650FULL-06
OKI Semiconductor
MSM6650 Family
15. Power Supply (For MSM6650)
The MSM6650 should be powered from a single power source to the analog section and digital section separately,
as shown below.
+5 V
DVDD AVDD
MSM6650
DGND AGND
The following power connections are not permitted.
Analog supply
Digital supply
Power supply
DVDD
AVDD
DVDD AVDD
41/126
FEDL6650FULL-06
OKI Semiconductor
MSM6650 Family
APPLICATION CIRCUITS
(MSM6652/53/54/55/56-xxx, MSM6652A/53A/54A/55A/56A/58A-xxx, MSM66P56-xx)
MSM6652/53/54/55/56
MSM6652A/53A/54A/55A/56A/58A
MSM66P56
Application Circuit in Standalone Mode Supporting 15 Switch-Selected Phrases
42/126
FEDL6650FULL-06
OKI Semiconductor
MSM6650 Family
(MSM6652/53/54/55/56-xxx, MSM6652A/53A/54A/55A/56A/58A-xxx, MSM66P56-xx)
VDD
VDD
S4
S3
S2
S1
SW0
SW1
SW2
SW3
AOUT
RND
OSC3
OSC2
OSC1
XT/
A0
A1
A2
GND
Application Circuit in Standalone Mode Supporting Four Switch-Selected Words
Switches and Playback Addresses
A2
0
A1
0
A0
0
SW3
SW2
SW1
SW0
ADR
01
S1
S2
S3
S4
0
0
0
1
0
0
1
0
0
1
0
0
1
0
0
0
0
0
0
02
0
0
0
04
0
0
0
08
43/126
FEDL6650FULL-06
OKI Semiconductor
(MSM6650)
MSM6650 Family
MSM27C512
MSM6650
Application Circuit in Standalone Mode Supporting 15 Switch-Selected Phrases
44/126
FEDL6650FULL-06
OKI Semiconductor
(MSM6650)
MSM6650 Family
MSM27C101
MSM27C101
MSM27C101
MSM27C101
MSM6650
Application Circuit in Standalone Mode Supporting Four 1 Mbit EPROMs
45/126
FEDL6650FULL-06
OKI Semiconductor
MSM6650 Family
MICROCONTROLLER INTERFACE MODE
FEATURES
Maximum playback time (sec)
DATA ROM
Device name
f
SAM = 4.0
kHz
fSAM = 6.4
fSAM = 8.0
kHz
fSAM = 16
fSAM = 32
kHz
size
kHz
kHz
MSM6652, 6652A
MSM6653, 6653A
MSM6654, 6654A
MSM6655, 6655A
MSM6656, 6656A
MSM6658A
288 Kbits
544 Kbits
1 Mbit
16.9
31.2
10.5
8.4
15.6
4.2
2.1
3.9
19.5
7.8
63.8
39.9
31.9
15.9
24.1
32.2
64.9
32.2
1048.2
7.9
1.5 Mbits
2 Mbits
96.5
60.3
48.2
12.0
16.1
32.4
16.1
524.1
129.1
259.7
129.1
4194.3
80.7
64.5
4 Mbits
162.9
80.7
129.8
64.5
MSM66P56
2 Mbit
MSM6650
64 Mbits (Max)
2620.5
2096.4
Note: Actual voice ROM area is smaller by 22 Kbits.
• 4-bit ADPCM or 8-bit PCM sound generation
• Melody function
• Phrase Control Table function
• Two-channel mixing function
• Fade-out function via four-step sound volume attenuation
• Serial input or parallel input selectable
• Built-in beep tone of 0.5 kHz, 1.0 kHz, 1.3 kHz, or 2.0 kHz selectable with a specific code
• Sampling frequency of 4.0 kHz, 5.3 kHz, 6.4 kHz, 8.0 kHz, 10.6 kHz, 12.8 kHz, 16.0 kHz, or 32.0 kHz (32 kHz
sampling is not possible when using RC oscillation)
• Up to 127 phrases
• Built-in 12-bit D/A converter
• Built-in –40 dB/octave low-pass filter
• Standby function
• Package options:
18-pin plastic DIP (DIP18-P-300-2.54)
(MSM6652-xxxRS/MSM6653-xxxRS/
MSM6654-xxxRS/MSM6655-xxxRS/
MSM6656-xxxRS/MSM6652A-xxxRS/
MSM6653A-xxxRS/MSM6654A-xxxRS/
MSM6655A-xxxRS/MSM6656A-xxxRS/
MSM6658A-xxxRS)
24-pin plastic SOP (SOP24-P-430-1.27-K)
(MSM6652-xxxGS-K/MSM6653-xxxGS-K/
MSM6654-xxxGS-K/MSM6655-xxxGS-K/
MSM6656-xxxGS-K/MSM6652A-xxxGS-K/
MSM6653A-xxxGS-K/MSM6654A-xxxGS-K/
MSM6655A-xxxGS-K/MSM6656A-xxxGS-K/
MSM6658A-xxxGS-K/ MSM66P56-01GS-K/
MSM66P56-02GS-K)
20-pin plastic DIP (DIP20-P-300-2.54-W1)
64-pin plastic QFP (QFP64-P-1420-1.00-BK)
(MSM66P56-01RS/MSM66P56-02RS)
(MSM6650GS-BK)
46/126
FEDL6650FULL-06
OKI Semiconductor
MSM6650 Family
• Option Table
Microcontroller interface Mode
Standalone Mode
Pin Name
—
Serial Input
Parallel Input
With Standby
No Standby
MSM6652/53/54/55/56
MSM6652A/53A/54A/
55A/56A/58A
*1
*2
Mask Option
MSM66P56
—
–01
“H”
“H”
—
–02
“H”
“L”
—
–03
“L”
“L”
“L”
–04
“L”
CPU
MSM6650
SERIAL
STBY
“L”
“H”
*1. The options for the mask ROM-based devices are mask options. The user should send OKI an option list before
starting development.
A sample of option list is shown below.
*2. A code of OTP version device corresponds to one of the options. The user should specify either MSM66P56-01
or MSM66P56-02. (In this case, no option list is required.)
Oki Electric Industry Co., Ltd.
Date:
Option List
You are requested to develop MSM665X-XXX on the following conditions.
1. Options
There are four options for the MSM6650 family.
Choose and circle the desired option.
Standby
conversion
Option
Interface mode
Microcontroller
Microcontroller
Standalone
Input
Serial
Parallel
—
Option A
Option B
Option C
Option D
—
—
Yes
No
Standalone
—
2. Package and quantity
Item
Package
(circle the desired one)
Quantity
Note
Up to 10 samples.
Operating temp. :
10 to 30°C
18-pin DIP
(ceramic)
24-pin SOP
(ceramic)
Ceramic
sample
chip
chip
chip
pcs
pcs
Mold
18-pin DIP
(plastic)
24-pin SOP
(plastic)
Up to 50 samples
sample
Mass
produc-
tion
18-pin DIP
(plastic)
24-pin SOP
(plastic)
pcs per lot
monthly
Signed by
Title :
Company name :
47/126
FEDL6650FULL-06
OKI Semiconductor
MSM6650 Family
BLOCK DIAGRAMS
MSM6652/53/54/55/56-xxx
MSM6652A/53A/54A/55A/56A/58A-xxx
48/126
FEDL6650FULL-06
OKI Semiconductor
MSM6650 Family
MSM66P56-xx
49/126
FEDL6650FULL-06
OKI Semiconductor
MSM6650 Family
MSM6650
50/126
FEDL6650FULL-06
OKI Semiconductor
MSM6650 Family
PIN CONFIGURATION (TOP VIEW)
The MSM66P56-xx has two more pins than the MSM6652-6658A while their pin configurations are identical.
The additional two pins (VPP, PGM) of the MSM66P56-xx may be open at playback after completion of writing.
MSM6652-6658A (Mask ROM)
MSM66P56 (OTP)
1
1
2
3
4
5
6
7
8
9
18
17
16
20
I4
I5/SI
I3/PORT1
I2/PORT0
I1
VPP
I4
PGM
2
19
I3/PORT1
I2/PORT0
I1
3
I6/SD
I5/SI
I6/SD
18
4
15 I0
14
17
BUSY
NAR
5
I0
16
6
13
12
11
10
BUSY
NAR
CMD
15
14 CMD
7
8
XT
13
12 XT
11 VDD
AOUT
GND
9
VDD
AOUT
GND
10
18-Pin Plastic DIP
20-Pin Plastic DIP
MSM6652-xxxRS, MSM6653-xxxRS, MSM6654-xxxRS,
MSM6655-xxxRS, MSM6656-xxxRS, MSM6652A-xxxRS,
MSM6653A-xxxRS, MSM6654A-xxxRS, MSM6655A-xxxRS,
MSM6656A-xxxRS, MSM6658A-xxxRS
MSM66P56-01/-02RS
MSM6652-6658A (Mask ROM)
MSM66P56 (OTP)
1
2
GND
AOUT
NAR
NC
VDD
XT
1
2
24
23
22
21
20
19
18
17
16
15
14
13
24
23
22
21
20
19
18
17
16
15
14
13
GND
AOUT
NAR
NC
VDD
XT
3
3
NC
NC
CMD
NC
PGM
ST
4
4
BUSY
NC
5
5
BUSY
NC
CMD
NC
6
6
7
7
NC
VPP
NC
8
8
RESET
CH
I6/SD
I5/SI
I4
ST
9
I0
9
I0
10
I6/SD
10
11
12
I1
I1
I5/SI I2/PORT0 11
12
I2/PORT0
I3/PORT1
I4
I3/PORT1
24-Pin Plastic SOP
24-Pin Plastic SOP
MSM6652-xxxGS-K, MSM6653-xxxGS-K,
MSM6654-xxxGS-K, MSM6655-xxxGS-K,
MSM6656-xxxGS-K, MSM6652A-xxxGS-K,
MSM6653A-xxxGS-K, MSM6654A-xxxGS-K,
MSM6655A-xxxGS-K, MSM6656A-xxxGS-K,
MSM6658A-xxxGS-K
MSM66P56-01/-02GS-K
51/126
FEDL6650FULL-06
OKI Semiconductor
MSM6650 Family
MSM6650
Product name: MSM6650GS-BK
51
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
1
2
NC
NC
RA10
RA9
RA8
RA7
RA6
RA5
RA4
RA3
RA2
RA1
RA0
D7
3
BUSY
NAR
4
5
AOUT
AGND
DGND
AVDD
DVDD
XT
6
7
8
9
10
11
12
13
14
15
16
17
18
19
MCK
CMD
CPU
D6
D5
D4
D3
SERIAL
IBUSY
NC
D2
D1
NC
NC: No connection
64-Pin Plastic QFP
52/126
FEDL6650FULL-06
OKI Semiconductor
MSM6650 Family
PIN DESCRIPTIONS
1. MSM6652/53/54/55/56-xxx, MSM6652A/53A/54A/55A/56A/58A-xxx
18-Pin plastic DIP
Pin
5
Symbol
Type
I
Description
Reset. The devices enter standby status when a low level is input to this pin.
When RESET, oscillation stops The AOUT output goes to ground and the IC
status is reinitialize. This pin has an internal pull-up resistor.
RESET
Busy. Outputs “L” level during playback and “H” level when power is turned
ON.
6
7
8
BUSY
NAR
O
O
O
The CMD and ST inputs become effective when high. NAR indicates whether
the address bus (10 through 16) is ready to accept another address. When
high, it is ready to accept. NAR goes high when power is turned ON.
Analog Speech Output. D/A converter output or LPF output is selected by
entering the command.
AOUT
Ceramic Oscillator Input. This pin has an internal 0.5 to 5 MΩ feedback resistor
between XT and XT. If an external clock is used, this is the clock input pin.
11
12
XT
I
XT
O
Ceramic Oscillator Output. If an external clock is used, leave this pin open.
Command Input and Option Control. This pin is used as command and option
input when CMD is at the high level with ST low. If this pin is not used or serial
input is optioned, set this pin to “H” level This pin has an Internal pull up
resistor.
13
CMD
I
Start. Speech playback starts at the fall of the ST pulse. The 10-16 addresses
are latched at the rise of the ST pulse. Input a ST pulse when NAR goes to the
high level for channels 1 and 2. This pin has an internal pull-up resistor.
14
4
ST
CH
I
I
I
I
I
Channel Control. Channel 1 is selected when the input Is pulled high. Channel
2 is selected when the Input is low. This pin has an internal pull-up resistor.
This pin is command and user-defined phrase input when parallel input is
optioned. This pin is serial data (command and address) input when serial
input is optioned.
3
l6/SD
I5/SI
I4
This pin is command and user-defined phrase input when parallel input is
optioned. This pin is used as serial clock input when serial input is optioned.
2
This pin is command and user-defined phrase input when parallel input is
optioned. When serial input is optioned, set this pin to “L” level. This pin has an
internal pull-down resistor.
1
This pin is command and user-defined phrase input when parallel input is
optioned. When serial input is optioned, this pin is a port output. Entering
external silence insertion code controls the port output.
18
17
I3/PORT1
I2/PORT0
I0, I1
I/O
I/O
This pin is command and user-defined phrase input when parallel input is
optioned. When serial input is optioned, this pin is a port output. Entering
external silence insertion code controls the port output.
This pin is command and user-defined phrase input when parallel input is
optioned. When serial input is optioned, set this pin to “L” level. This pin has an
internal pull-down resistor.
15, 16
I
9
GND
VDD
—
Ground pin.
Power supply. Insert a 0.1 µF or more bypass capacitor between this pin and
GND.
10
53/126
FEDL6650FULL-06
OKI Semiconductor
MSM6650 Family
2. MSM66P56-xx
20-Pin plastic DIP
Pin
6
Symbol
Type
I
Description
Reset. The devices enter standby status when a low level is input to this pin.
When RESET, oscillation stops. The AOUT output goes to ground and the IC
status is reinitialized This pin has an internal pull-up resistor.
RESET
Busy. Outputs “L” level during playback and “H” level when power is turned
ON.
7
8
9
BUSY
NAR
O
O
O
The CMD and ST inputs become effective when high. NAR indicates whether
the address bus (10 through 16) is ready to accept another address. When
high, it is ready to accept. NAR goes high when power is turned ON.
Analog Speech Output. D/A converter output or LPF output is selected by
entering the command.
AOUT
Ceramic Oscillator Input. This pin has an internal 0.5 to 5 MΩ feedback resistor
between XT and XT. If an external clock is used, this is the clock input pin.
12
13
XT
I
XT
O
Ceramic Oscillator Output. If an external clock is used, leave this pin open.
Command Input and Option Control. This pin is used as command and option
input when CMD is at the high level with ST low. If this pin is not used or serial
input is optioned, set this pin to “H” level. This pin has an internal pull-up
resistor.
14
CMD
I
Start. Speech playback starts at the fall of the ST pulse. The 10-16 addresses
are latched at the rise of the ST pulse. Input a ST pulse when NAR goes to the
high level for channels 1 and 2. This pin has an internal pull-up resistor.
15
5
ST
CH
I
I
I
I
I
Channel Control. Channel 1 is selected when the input is pulled high. Channel
2 is selected when the input is low. This pin has an internal pull-up resistor.
This pin is command and user-defined phrase input when parallel input is
optioned. This pin is serial data (command and address) input when serial
input is optioned.
4
I6/SD
I5/SI
I4
This pin is command and user-defined phrase input when parallel input is
optioned. This pin is used as serial clock input when serial input is optioned.
3
This pin is command and user-defined phrase input when parallel input is
optioned. When serial input is optioned, set this pin to “L” level. This pin has an
internal pull-down resistor.
2
This pin is command and user-defined phrase input when parallel input is
optioned. When serial input is optioned, this pin is a port output. Entering
external silence insertion code controls the port output.
19
18
I3/PORT1
I2/PORT0
I0, I1
I/O
I/O
I
This pin is command and user-defined phrase input when parallel input is
optioned. When serial input is optioned, this pin is a port output. Entering
external silence insertion code controls the port output.
This pin is command and user-defined phrase input when parallel input is
optioned. When serial input is optioned, set this pin to “L” level. This pin has an
internal pull-down resistor.
16, 17
10
11
1
GND
VDD
—
—
—
I
Ground pin.
Power supply. Insert a 0.1 µF or more bypass capacitor between this pin and
GND.
VPP
Supply voltage for writing data to internal OTP ROM.
Interface with voice analysis edit tools AR204. Set to “L” level or leave open
during playback. This pin has an internal pull-down resistor.
20
PGM
54/126
FEDL6650FULL-06
OKI Semiconductor
MSM6650 Family
3. MSM6652/53/54/55/56-xxx, MSM6652A/53A/54A/55A/56A/58A-xxx, MSM66P56-xx
24-Pin plastic SOP
Pin
17
Symbol
Type
I
Description
Reset. The devices enter standby status when a low level is input to this pin.
When RESET, oscillation stops. The AOUT output goes to ground and the IC
status is reinitialized This pin has an internal pull-up resistor.
RESET
Busy. Outputs “L” level during playback and “H” level when power is turned
ON.
20
22
23
BUSY
NAR
O
O
O
The CMD and ST inputs become effective when high. NAR indicates whether
the address bus (10 through 16) is ready to accept another address. When
high, it is ready to accept. NAR goes high when power is turned ON.
Analog Speech Output. D/A converter output or LPF output is selected by
entering the command.
AOUT
Ceramic Oscillator Input. This pin has an internal 0.5 to 5 MΩ feedback resistor
between XT and XT. If an external clock is used, this is the clock input pin.
2
3
XT
I
XT
O
Ceramic Oscillator Output. If an external clock is used, leave this pin open.
Command Input and Option Control. This pin is used as command and option
input when CMD is at the high level with ST low. If this pin is not used or serial
input is optioned, set this pin to “H” level. This pin has an internal pull-up
resistor.
5
CMD
I
Start. Speech playback starts at the fall of the ST pulse. The 10-16 addresses
are latched at the rise of the ST pulse. Input a ST pulse when NAR goes to the
high level for channels 1 and 2. This pin has an internal pull-up resistor.
8
ST
CH
I
I
I
I
I
Channel Control. Channel 1 is selected when the input is pulled high. Channel
2 is selected when the input is low. This pin has an internal pull-up resistor.
16
15
14
13
This pin is command and user-defined phrase input when parallel input is
optioned. This pin is serial data (command and address) input when serial
input is optioned.
I6/SD
I5/SI
I4
This pin is command and user-defined phrase input when parallel input is
optioned. This pin is used as serial clock input when serial input is optioned.
This pin is command and user-defined phrase input when parallel input is
optioned. When serial input is optioned, set this pin to “L” level. This pin has an
internal pull-down resistor.
This pin is command and user-defined phrase input when parallel input is
optioned. When serial input is optioned, this pin is a port output. Entering
external silence insertion code controls the port output.
12
11
I3/PORT1
I2/PORT0
I/O
I/O
This pin is command and user-defined phrase input when parallel input is
optioned. When serial input is optioned, this pin is a port output. Entering
external silence insertion code controls the port output.
55/126
FEDL6650FULL-06
OKI Semiconductor
MSM6650 Family
Pin
Symbol
I0, I1
Type
I
Description
This pin is command and user-defined phrase input when parallel input is
optioned. When serial input is optioned, set this pin to “L” level. This pin has an
internal pull-down resistor.
9, 10
24
1
GND
VDD
—
—
—
I
Ground pin.
Power supply. Insert a 0.1 µF or more bypass capacitor between this pin and
GND.
18
7
VPP
*
Supply voltage for writing data to internal OTP ROM.
Interface with voice analysis edit tools AR204. Set to “L” level or leave open
during playback. This pin has an internal pull-down resistor.
PGM *
* Pins for MSM66P56-xx only
56/126
FEDL6650FULL-06
OKI Semiconductor
MSM6650 Family
4. MSM6650
64-Pin plastic QFP
Pin
29
Symbol
Type
I
Description
Reset. The devices enter standby status when a low level is input to this pin.
When RESET, oscillation stops The AOUT output goes to ground and the IC
status is reinitialized. This pin has an internal pull-up resistor.
RESET
Busy. Outputs “L” level during playback and “H” level when power is turned
ON.
3
4
5
BUSY
NAR
O
O
O
The CMD and ST Inputs become effective when high. NAR indicates whether
the address bus (10 through 16) is ready to accept another address. When
high, it is ready to accept. NAR goes high when power is turned ON.
Analog Speech Output. D/A converter output or LPF output is selected by
entering the command.
AOUT
Ceramic Oscillator Input. This pin has an internal 0.5 to 5 MΩ feedback resistor
between XT and XT. If an external clock is used, this is the clock input pin.
10
11
XT
I
XT
O
Ceramic Oscillator Output. If an external clock is used, leave this pin open.
Command Input and Option Control. This pin is used as command and option
input when CMD is at the high level with ST low. If this pin is not used or serial
input is optioned, set this pin to “H” level This pin has an Internal pull up
resistor.
13
CMD
I
Start. Speech playback starts at the fall of the ST pulse. The 10-16 addresses
are latched at the rise of the ST pulse. Input a ST pulse when NAR goes to the
high level for channels 1 and 2. This pin has an internal pull-up resistor.
14
28
27
26
25
ST
CH
I
I
I
I
I
Channel Control. Channel 1 is selected when the input Is pulled high. Channel
2 is selected when the Input is low. This pin has an internal pull-up resistor.
This pin is command and user-defined phrase input when parallel input is
optioned. This pin is serial data (command and address) input when serial
input is optioned.
l6/SD
I5/SI
I4
This pin is command and user-defined phrase input when parallel input is
optioned. This pin is used as serial clock input when serial input is optioned.
This pin is command and user-defined phrase input when parallel input is
optioned. When serial input is optioned, set this pin to “L” level. This pin has an
internal pull-down resistor.
This pin is command and user-defined phrase input when parallel input is
optioned. When serial input is optioned, this pin is a port output. Entering
external silence insertion code controls the port output.
24
23
I3/PORT1
I2/PORT0
I0, I1
I/O
I/O
I
This pin is command and user-defined phrase input when parallel input is
optioned. When serial input is optioned, this pin is a port output. Entering
external silence insertion code controls the port output.
This pin is command and user-defined phrase input when parallel input is
optioned. When serial input is optioned, set this pin to “L” level. This pin has an
internal pull-down resistor.
21, 22
57/126
FEDL6650FULL-06
OKI Semiconductor
MSM6650 Family
Pin
6
Symbol
AGND
DGND
Type
—
Description
Analog ground pin.
Digital ground pin.
7
—
Analog power pin. Insert a 0.1 µF or more bypass capacitor between this pin
and AGND.
8
9
AVDD
DVDD
—
—
Digital power pin. Insert a 0.1 µF or more bypass capacitor between this pin
and DGND.
Main clock output pin. Use MCK as a connection pin for the MSC1192, etc.
When the IC is standby status, MCK is held high.
12
16
MCK
CPU
O
I
CPU Mode. Set to “H” level to select Microcontroller Interface mode.
Serial/Parallel Interface Select. This input selects either the parallel or the
serial input interface. The serial input interface is selected with a high level; the
parallel input interface is selected with a low level.
17
30
SERIAL
I
Chip Enable. CE is a timing output pin to control read of external memory. This
pin outputs when RCS is at the “L” level. This pin outputs “H” level when RCS is
at the “H” level.
CE
O
Read Chip Select. The data bits D0-D7 are internally pulled down when RCS is
high. Addresses and CE are output when RCS is at “L” level. The RA22-RA0
address pins become high impedance and CE pin outputs “H” level when RCS
is at the “H” level.
3
RCS
I
32,
34-40
External Memory Data Bus. Data is input when RCS is low. When RCS is high,
these pins become low due to internal pull-down resistors.
D0-D7
I
External Memory Address. These are address pins for an external memory
output when RCS is low. These pins become high impedance status if RCS is
in “H” level.
41-63
RA0-RA22
O
15, 64
18
TEST1, 2
IBUSY
I
Test. Set these pins to “H” level.
Outputs a “L” level during playback or when AOUT is at 1/2 VDD (except
standby conversion)
O
O
20
STANDBY
Outputs “L” level during which the device is oscillating.
58/126
FEDL6650FULL-06
OKI Semiconductor
MSM6650 Family
ABSOLUTE MAXIMUM RATINGS
(GND = 0 V)
Parameter
Power supply voltage
Input voltage
Symbol
VDD
Condition
Ta = 25°C
—
Rating
Unit
V
–0.3 to +7.0
–0.3 to VDD + 0.3
–55 to +150
VIN
V
Storage temperature
TSTG
°C
RECOMMENDED OPERATING CONDITIONS
(GND = 0 V)
Unit
Parameter
Symbol
VDD
Condition
Range
MSM6652-56,
MSM6650,
MSM6652A-56A
2.4 to 5.5
V
Power supply voltage
MSM6658A,
MSM66P56
3.5 to 5.5
V
Operating temperature
Master clock frequency
TOP
fOSC
—
–40 to +85
Typ.
°C
Min.
3.5
Max.
MHz
4.5
—
4.096
59/126
FEDL6650FULL-06
OKI Semiconductor
MSM6650 Family
ELECTRICAL CHARACTERISTICS
DC Characteristics (1)
(VDD = 5.0 V, GND = 0 V, Ta = –40 to +85°C)
Parameter
Symbol
VIH
Condition
Min.
4.2
—
Typ.
—
—
—
—
—
90
—
–90
6
Max.
—
Unit
V
High level input voltage
Low level input voltage
High level output voltage
Low level output voltage
High level input current 1
High level input current 2
Low level input current 1
Low level input current 2
Operating current
—
—
VIL
0.8
—
V
VOH
VOL
lIH1
lOH = –1 mA
lOL = 2 mA
4.6
—
V
0.4
10
200
—
V
VIH = VDD
—
µA
µA
µA
µA
mA
µA
µA
mV
kΩ
kΩ
kΩ
kΩ
lIH2
Internal pull-down resistor
VIL = GND
30
lIL1
–10
–200
—
*1
lIL2
Internal pull-up resistor
—
–30
10
10
30
40
35
45
—
IDD
—
—
—
—
25
30
—
1
Ta = –40°C to +50°C
Ta = –40°C to +85°C
Standby current
lDS
—
D/A output relative accuracy
D/A output impedance
|VDAE
|
When D/A output selected
When D/A output selected *2
When D/A output selected *3
When LPF output selected
lF = 100 µA
—
15
RDAO
15
LPF driving resistance
LPF output impedance
RAOUT
RLPF
50
—
3
*1. Applied to RESET, CMD, ST, CH.
*2. Applied to MSM6652/53/54/55/56, MSM6652A/53A/54A/55A/56A/58A, MSM6650.
*3. Applied to MSM66P56.
DC Characteristics (2)
(VDD = 3.1 V, GND = 0 V, Ta = –40 to +85°C)
Parameter
Symbol
VIH
Condition
Min.
2.7
—
Typ.
—
—
—
—
—
30
—
–30
4
Max.
—
Unit
V
High level input voltage
Low level input voltage
High level output voltage
Low level output voltage
High level input current 1
High level input current 2
Low level input current 1
Low level input current 2 (Note)
Operating current
—
—
VIL
0.5
—
V
VOH
VOL
lIH1
lOH = –1 mA
lOL = 2 mA
2.6
—
V
0.4
10
100
—
V
VIH = VDD
—
µA
µA
µA
µA
mA
µA
µA
mV
kΩ
kΩ
kΩ
lIH2
Internal pull-down resistor
VIL = GND
10
lIL1
–10
–100
—
lIL2
Internal pull-up resistor
—
–10
7
IDD
—
—
—
—
25
—
1
5
Ta = –40°C to +50°C
Ta = –40°C to +85°C
Standby current
lDS
—
20
20
35
—
D/A output relative accuracy
D/A output impedance
LPF driving resistance
LPF output impedance
|VDAE
|
When D/A output selected
When D/A output selected
When LPF output selected
lF = 100 µA
—
RDAO
RAOUT
RLPF
15
50
—
3
Note: Applied to RESET, CMD, ST, CH.
60/126
FEDL6650FULL-06
OKI Semiconductor
MSM6650 Family
AC Characteristics
(VDD = 2.4 to 5.5 V, GND = 0 V, Ta = –40 to +85°C)
(VDD = 3.5 to 5.5 V, GND = 0 V, Ta = –40 to +85°C) *
Parameter
Master clock duty cycle
RESET input pulse width
Symbol
fduty
Condition
Min.
40
Typ.
50
Max.
60
Unit
%
—
—
tW(
10
—
—
µs
)
RST
RESET input time after
power-on
tD(RST
—
0
—
—
µs
)
ST input pulse width
ST-ST pulse interval
ST-ST pulse interval
Data setup time
t(ST
When using parallel input
0.35
40
1
—
—
2000
—
µs
µs
µs
µs
µs
µs
µs
µs
µs
µs
µs
µs
µs
µs
µs
µs
µs
µs
µs
µs
µs
µs
)
tSS
tSISS
tDW
When the STOP code is input
During serial input
—
—
—
1
—
—
Data hold time
tWD
—
1
—
—
Command setup time 1
Command setup time 2
Command hold time
Channel setup time
Channel hold time
Serial clock pulse width
Serial clock setup time
Serial clock hold time
Serial data setup time
Serial data hold time
BUSY output time 1
BUSY output time 2
BUSY output time 3
NAR output time 1
NAR output time 2
NAR output time 3
NAR output time 4
tCSF
tCS
At power-on
1
—
—
—
1
—
—
tSC
—
1
—
—
tCHS
tSCH
tW(SCK)
tSIS
—
—
1
—
—
1
—
—
When using serial input
—
0.35
1
—
—
—
—
tSSl
—
1
—
—
tSDS
tSSD
tSBS
tBN
When using serial input
When using serial input
—
1
—
—
1
—
—
—
350
350
—
350
350
350
—
10
400
400
10
400
400
500
When fSAM = 8 kHz
When fSAM = 8 kHz
—
375
375
—
tBA
tSNS
tNAA
tNAB
tNAC
When fSAM = 8 kHz
When fSAM = 8 kHz
When fSAM = 8 kHz
375
375
375
tDAR
tDAF
tL
,
D/A converter change time
LPF stable time
—
60
6
64
8
68
10
ms
ms
sec
µs
—
—
Standby conversion time (after
voice ends)
tSTB
tCED
0.15
500
0.2
—
0.25
—
Address capture time
For MSM6650
* Applied to MSM6658A-xxx and MSM66P56-xx.
61/126
FEDL6650FULL-06
OKI Semiconductor
MSM6650 Family
TIMING DIAGRAMS
Power-On Timing
VDD
RESET (I)
tD(RST
)
tW(
)
RST
tCSF
BUSY (O)
CMD or ST (I)
Standby State Timing when IC is Activated
I6-I0 (I)
tSC
tCS
CMD (I)
tDW
tWD
t(ST
)
ST (I)
NAR (O)
tSNS
tSBS
tNAA
BUSY (O)
tL
AOUT (O)
tDAR
Voice Playback
tSTB
tDAF
Oscillation Startup
62/126
FEDL6650FULL-06
OKI Semiconductor
MSM6650 Family
63/126
FEDL6650FULL-06
OKI Semiconductor
MSM6650 Family
64/126
FEDL6650FULL-06
OKI Semiconductor
MSM6650 Family
65/126
FEDL6650FULL-06
OKI Semiconductor
MSM6650 Family
66/126
FEDL6650FULL-06
OKI Semiconductor
MSM6650 Family
67/126
FEDL6650FULL-06
OKI Semiconductor
MSM6650 Family
FUNCTIONAL DESCRIPTION
Parallel or serial input can be selected for the microcontroller interface. Table 1.1 shows the correspondence,
between serial input and parallel input.
Table 1.1 Interface
Pin Name
—
Serial input
Parallel input
MSM6652/53/54/55/56,
MSM6652A/53A/54A/55A/56A/58A
Mask option
MSM66P56
—
–01 code
“H”
–02 code
“H”
CPU
MSM6650
SERIAL
“H”
“L”
1. Playback Code Specification
The user can specify a maximum of 127 phrases. Table 1.1 shows the settings by I6 to I0.
Table 1.2 User Specified Phrase List
I6-I0
Code Details
Stop Code
00000000
00000001
User Specified Phrase (127 Phrases)
11111111
2. Internal ROM Usage and Disabled Area
(MSM6652/53/54/55/56-xxx, MSM6652A/53A/54A/55A/56A/58A-xxx, MSM66P56-xxx)
The last 3 bytes of the internal ROM are not to be used as shown in Table 2.1. Please do not use these when
creating the sound ROM.
For example, do not specify other than MSM6652 (such as the MSM6653) with development tools AR203 and
AR204 when preparing the EPROM for the MSM6652.
Table 2.1 shows the addresses that are disabled.
Table 2.1 Internal ROM Layout and Disabled Area
Type
Voice Data Area
00B00-08FFC
00B00-10FFC
00B00-1FFFC
00B00-2FFFC
00B00-3FFFC
00B00-7FFFC
00B00-3FFFC
Disabled Area
MSM6652, 6652A
MSM6653, 6653A
MSM6654, 6654A
MSM6655, 6655A
MSM6656, 6656A
MSM6658A
08FFD, 08FFE, 08FFF
10FFD, 10FFE, 10FFF
1FFFD, 1FFFE, 1FFFF
2FFFD, 2FFFE, 2FFFF
3FFFD, 3FFFE, 3FFFF
7FFFD, 7FFFE, 7FFFF
3FFFD, 3FFFE, 3FFFF
MSM66P56
Note: Addresses are in hex.
68/126
FEDL6650FULL-06
OKI Semiconductor
MSM6650 Family
3. Pull-up/Pull-down Resistor
RESET, CMD, ST and CH pins have internal pull-up resistor. I6 to I0 pins do not have internal pull-up/pull-down
resistor.
When serial input option is selected, I4, I1 and I0 pins have internal pull-down resistor.
Table 3.1 Pins with Pull-up/Pull-down resistor
Serial input
Parallel input
Pull-up resistor
Pull-down resistor
Pull-up resistor
Pull-down resistor
MSM6652/53/54/55/56,
MSM 6652A/53A/54A/
55A/56A/58A
RESET, CMD, ST, CH
I4, I1, I0
RESET, CMD, ST, CH
—
MSM66P56
MSM6650
RESET, CMD, ST, CH
RESET, CMD, ST, CH
I4, I1, I0
I4, I1, I0
RESET, CMD, ST, CH
RESET, CMD, ST, CH
—
—
4. Options
In microcontroller interface mode, two option selection methods are available; i.e. the mask option to be set at the
time of manufacture of ROM data and the command option which is set by the command setting.
In the mask option, either parallel input or serial input of commands and phrase addresses can be selected.
However, when the mask option is selected, no change can be made once the option is selected after manufacture
of ROM data.
The command option can select three items. Table 4.1 shows selectable options.
Table 4.1 Option Item List
No
1
Item
Selection
Remarks
If standby conversion is selected (Yes),
the MSM665X enters standby unless the
next specified phrase is input within 200
ms after voice ends.
Standby Conversion
AOUT Output
Yes
No
2
3
LPF Output
0 to VDD
DAC Output
Maximum amplitude
of a single phrase
1/4VDD to 3/4VDD
(1 /2 amplitude)
Maximum amplitude of a single phrase
69/126
FEDL6650FULL-06
OKI Semiconductor
MSM6650 Family
An option is set as in Table 4.2 when power is turned ON.
Table 4.2 Option Selection when Power is Turned ON and at RESET Input
Standby Conversion
Yes
AOUT Output
LPF Output
Amplitude for 1 Phrase
0 to VDD
To change an option that is already set, use the command input. If the RESET pin is set to “L” level, the option
returns to the status when power was turned ON (Table 4.2).
After setting the option, be certain to input the voice, silence and BEEP tone commands, then start up.
Figures 4.1 and 4.2 show the option set timing, and Tables 4.3 and 4.4 show the corresponding options.
I6/SD (I) “L”
I5/SI (I) “L”
I3, I2, I0 (I)
Option Set Data
CMD (I)
ST (I)
Option Data Capture
Figure 4.1 Option Set Timing (during Parallel Input)
Table 4.3 Relationship Between Options and I3, I2, I0
I3
I2
I0
AOUT
LPF
Standby Conversion
Amplitude of a Single Phrase
0 to VDD
“0” Data
“1” Data
YES
NO
DAC
1/4 VDD to 3/4 VDD
70/126
FEDL6650FULL-06
OKI Semiconductor
MSM6650 Family
Standby
AOUT Conversion
Amplitude
of 1 Phrase
I6/SD (I)
I5/SI (I)
ST (I)
Option Data Capture
Figure 4.2 Option Set Timing (during Serial Input)
Table 4.4 Relationship Between Options and Serial Data
AOUT
LPF
Standby Conversion
Amplitude of a Single Phrase
0 to VDD
“0” Data
“1” Data
YES
NO
DAC
1/4 VDD to 3/4 VDD
71/126
FEDL6650FULL-06
OKI Semiconductor
MSM6650 Family
5. Microcontroller Interface Mode
External command settings are enabled with the microcontroller interface. However, if the Phrase Control Table is
used, the command settings of channel 1 are disabled.
Figures 5.1 and 5.2 show the command input and address input method when using the microcontroller interface.
I6-I0 (I)
Command Data
Address Data
CMD (I)
ST (I)
BUSY (O)
NAR (O)
AOUT (O)
Oscillation Startup
Voice End
Figure 5.1 Command, Address Input Timing (Parallel Input)
I6/SD (I)
I5/SI (I)
ST (I)
I6 I5 I4 I3 I2 I1 I0
I6 I5 I4 I3 I2 I1 I0
tSISS
BUSY (O)
NAR (O)
Command Input
Address Input
AOUT (O)
Oscillation Startup
Figure 5.2 Command, Address Input Timing (Serial Input)
72/126
FEDL6650FULL-06
OKI Semiconductor
MSM6650 Family
In microcontroller interface serial input, command and address data are identified by the initial data input serially.
If the initial data is “H” level, it is identified as command data, if “L”, it is identified as address data.
Command and address data must be input after the command and address identification data are input initially.
Figures 5.3, 5.4 and 5.5 show the external input flow.
Power ON
NO
NAR is “H”?
YES
Address Input
ST Pulse Input
NO
Voice Ended?
YES
End
Figure 5.3 Input Flowchart when Command is Not Set
73/126
FEDL6650FULL-06
OKI Semiconductor
MSM6650 Family
Power ON
NO
Option Set ?
YES
NO
NAR is “H” ?
Option Code Set
YES
NO
2ch
Channel Set ?
Command is Set ?
1ch
YES
Set CH Pin to “H”
Set CH Pin to “L”
Set CMD Pin to “L”
1. Voice
2. BEEP Tone
3. Silence
Command Data Input
1
3
(*)
2
BEEP Tone Set
1. Frequency Set
2. Sound Volume Set
Voice Control Code Set
1. Smoothing Set
2. Repeat Set
Silence Insertion Code Set
( PORT Output Set)
3. Sound Volume Set
ST Pulse Input
ST Pulse Input
ST Pulse Input
Set CMD Pin to “H”
Set CMD Pin to “H”
Set CMD Pin to “H”
Silence Time Set
BEEP Tone Time Set
Phrase Address Input
Address Data Input
ST Pulse Input
NO
Ended ?
*BEEP tone code cannot be set
for channel 2.
YES
End
Figure 5.4 Parallel Input Flowchart when External Command is Used
74/126
FEDL6650FULL-06
OKI Semiconductor
MSM6650 Family
Power ON
NO
Option Set ?
YES
Set ST Pin to “L”
Set I6 Pin to “L”
Pulse Input to I5
Option Code Set
Set ST Pin to “H”
NO
NAR is “H” ?
YES
NO
Command Set ?
YES
Set ST Pin to “L”
2ch
Channel Set ?
Set I6 Pin to “H”
Pulse Input to I5
1ch
Set CH Pin to “H”
Set CH Pin to “L”
1. Voice
2. BEEP Tone
3. Silence
3
1
2
(*)
BEEP Tone Code Set
1. Frequency Set
2. Sound Volume Set
Voice Control Code Set
1. Smoothing Set
2. Repeat Set
Silence Insertion Code Set
(PORT Output Set)
3. Sound Volume Set
Set ST pin to “H”
Set ST pin to “L”
Set I6 pin to “L”
Pulse Input to I5
Silence Time Set
Set ST pin to “H”
Set ST pin to “L”
Set I6 pin to “L”
Set ST pin to “H”
Set ST pin to “L”
Set I6 pin to “L”
Pulse Input to I5
BEEP Tone Time Set
Pulse Input to I5
Phrase Address Input
NO
Ended ?
* BEEP tone code cannot be set for channel 2.
YES
End
Figure 5.5 Serial Input Flowchart when External Command is Used
75/126
FEDL6650FULL-06
OKI Semiconductor
MSM6650 Family
6. Command Data
Table 6.1 shows the conditions that can be set by the command data. Command data is set with I6-I0. In serial input,
data is input corresponding to I6-I0 serially as shown in Figure 5.2.
Table 6.1 Command Setting Content List
I6
0
I5
0
I4
0
I3
I2
I1
0
I0
Command Description
0a 0s
0v Option setting
Three options can be set.
Pin
I3 (Oa)
I2 (Os)
Standby conversion
Yes
I0 (Ov)
Amplitude of a single phrase
0 to VDD
Option item
“0” Data
“1” Data
AOUT output
LPF
DAC
No
1/4VDD to 3/4VDD
The “0” data option is set upon power on or after RESET input.
(See Table 4.2.)
0
1
1
0
0
0
P1 P0
0
0
Silence insertion code
The silence insertion code inserts silence into the specified channel. It also
sets the port output signals by using the I2 and I3 pins when serial input is
selected. After the silence insertion code is input, the silence time is set by
address data in put.
Silence time = Address data (I6 to I0) × 16.384 ms
bl1 bl0 bf1 bf0 BEEP tone code
I3 (bl1) I2 (bl0)
Volume
l1 (bf1) l0 (bf0)
Frequency (kHz)
1/8 amplitude
of channel 1
0
0
1
1
0
1
0
1
0.5
1.0
1.3
2.0
0
0
1
1
0
1
0
1
1/4 amplitude
of channel 1
1/3 amplitude
of channel 1
1/2 amplitude
of channel 1
After the BEEP tone code is input, entering address data sets the BEEP
tone time.
BEEP tone time = Address data (I6 to I0) × 16.384 ms
1
1
sm rp 1 rp0 vl1 vl0 Voice control code
The voice control code sets the number of repeats and sound volume.
When the number of repeats is set, sound volume smoothing can also be
set.
I4 (sm) Volume smoothing during repeating
0
1
Disabled
Enabled
I3 (rp1) I2 (rp0) Number of repeats
I1 (vl1) I0 (vo0)
Attenuation
0 dB
0
0
1
1
0
1
0
1
1
0
0
1
1
0
1
0
1
2
4
–6 dB
–12 dB
–18 dB
Infinite
76/126
FEDL6650FULL-06
OKI Semiconductor
MSM6650 Family
6.1 Option Code Setting
An option can be set by command after power on. Once an option is set, it remains effective until either power is
shut OFF or until the RESET signal is input.
When an option is set, input speech, silence and BEEP tone commands again by command and address data input
(phrase, silence time and BEEP tone time).
Table 6.2 shows the options that can be set.
Table 6.2 Relationship Between Options and I3, I2, I0
I3
I2
I0
AOUT
LPF
Standby Conversion
Amplitude of a Single Phrase
0 to VDD
“0” Data
“1” Data
YES
NO
DAC
1/4 VDD to 3/4 VDD
See Figure 4.2 for command option set timing chart.
Options can be set anytime, but if set during playback, the output impedance and amplitude of AOUT may change.
77/126
FEDL6650FULL-06
OKI Semiconductor
MSM6650 Family
6.2 Silence Insertion Code
Silence insertion code inserts silence in the specified channel externally, thereby reducing voice data. It also sets
the port output signals when serial input is selected.
I6
0
I5
1
I4
X
I3
I2
I1
X
I0
X
p1
p0
X: Don’t care
Silence is inserted with command data, and silence time is set with address data. The CH pin selects the channel
for silence insertion (channel 1 or 2).
Silence time is set by address data (I6 to I0).
Minimum Silence Time:
16.384 ms
Maximum Silence Time: (128 – 1) × 16.384 ms = 2.1 sec
Figure 6.1 shows the channel 1 silence insertion set timing.
I6/SD (I)
Silence Time Setting Data
Silence Time Setting Data
Silence Time Setting Data
I5/SI (I)
I4-I0 (I)
Don't care
“H”
CH (I)
CMD (I)
ST (I)
BUSY (O)
NAR (O)
AOUT (O)
Silence Time (tMU
)
Silence Command Capture
Silence Time Capture
Figure 6.1 Channel 1 Silence Set Timing (Parallel Input)
78/126
FEDL6650FULL-06
OKI Semiconductor
MSM6650 Family
For example, if silence time set data shown in Figure 6.1 is set to (I6 to I0) = (“0011000”), the silence time (tMU
becomes
)
(26 × 0 + 25 × 0 + 24 × 1 + 23 × 1 + 22 × 0 + 21 × 0 + 20 × 0) × 16.384 ms = 393.216 ms
The formula to set silence time is shown below.
MU = (26 × (I6) + 25 × (I5) + 24 × (I4) + 23 × (I3) + 22 × (I2) + 21 × (I1) + 20 × (I0)) × 16.384 ms
t
The channel 2 silence insertion set timing is as shown in Figure 6.2.
I6/SD (I)
Silence Time Setting Data
Silence Time Setting Data
Silence Time Setting Data
I5/SI (I)
I4-I0 (I)
Don't care
CH (I)
CMD (I)
ST (I)
BUSY (O)
NAR (O)
AOUT (O)
Silence Time (tMU
)
Silence Command Capture Silence Time Capture
Figure 6.2 Channel 2 Silence Set Timing (Parallel Input)
In serial input, the port output signals from I3/PORT1, I2/PORT0 are also controlled by the silence insertion code.
I3/PORT1, I2/PORT0 are in “L” level when power is turned ON, and when the RESET signal is input.
When setting the port outputs, first set the port output with a silence insertion code, then input a voice playback
code and set the address. Figure 6.3 shows the timing.
A port cannot be set continuously, if it is necessary to set a port again (after previously being set) a BEEP tone or
voice playback code must first be input, after which the port can be set again.
79/126
FEDL6650FULL-06
OKI Semiconductor
MSM6650 Family
Figure 6.3 Port Output and Command, Address Set Timing (during Serial Input)
80/126
FEDL6650FULL-06
OKI Semiconductor
6.3 BEEP Tone Code
MSM6650 Family
The BEEP tone code produces the tone from an internal circuit which is independent of the ADPCM circuitry.
A BEEP tone can be set in channel 1 only. When mixing a BEEP tone (channel 1) and an 8 kHz phrase in channel
2, be advised that playback of the phrase (at 8 kHz), also plays the BEEP tone at the phrase frequency (8 kHz).
I6
1
I5
0
I4
0
I3
I2
I1
I0
bl1
bl0
bf1
bf0
The sound volume is set with I3, I2 pins, and the frequency is set with I1, I0 pins. Tables 6.3 and 6.4 show the
sound volumes and the frequencies that can be set.
Table 6.4 Frequency Settings
Table 6.3 Sound Volume Settings
I3
0
0
1
1
I2
0
1
0
1
Sound Volume (Note 1)
I1
0
0
1
1
I0
0
1
0
1
Frequency
0.5 kHz
1.0 kHz
1.3 kHz
2.0 kHz
1/8 amplitude sound volume of channel 1
1/4 amplitude sound volume of channel 1
1/3 amplitude sound volume of channel 1
1/2 amplitude sound volume of channel 1
Note1. If 1/2 amplitude of channel 1 is set, and if the maximum amplitude is set to 1/2 VDD as an option
the sound volume of the BEEP tone becomes 1/4 VDD.
The BEEP tone time is set by address data (I6 to I0).
Minmum BEEP Tone Time:
Maximum BEEP Tone Time:
16.384 ms
(128 – 1) × 16.384 ms = 2.1 sec. (approx.)
81/126
FEDL6650FULL-06
OKI Semiconductor
MSM6650 Family
Figure 6.4 shows BEEP tone set timing.
I6/SD (I)
I5/SI (I)
BEEP Tone Time Set Data
BEEP Tone Time Set Data
BEEP Tone Time Set Data
Sound Volume
I4-I0 (I)
Frequency Setting
“H”
CH (I)
CMD (I)
ST (I)
BUSY (O)
NAR (O)
AOUT (O)
BEEP Tone Time (tBE
)
BEEP Tone Command Capture BEEP Tone Time Capture
Figure 6.4 BEEP Set Timing (during Parallel Input)
For example, if the BEEP tone time set data shown in Figure 6.4 is set as (I6 to I0) = (“0011000”), the BEEP tone
time (tBE) is
(26 × 0 + 25 × 0 + 24 × 1 + 23 × 1 + 22 × 0 + 21 × 0 + 20 × 0) × 16.384 ms = 393.216 ms
The formula to set BEEP tone time is shown below.
tBE = (26 × (I6) + 25 × (I5) + 24 × (I4) + 23 × (I3) + 22 × (I2) + 21 × (I1) + 20 × (I0)) × 16.384 ms
6.4 Voice Control Code
Command data can set the number of repeats and sound volume.
I6
1
I5
1
I4
I3
I2
I1
I0
sm
rp1
rp0
vl1
vl0
82/126
FEDL6650FULL-06
OKI Semiconductor
MSM6650 Family
Channel 1 is set when the CH pin is “H” level, channel 2 is set when CH is “L” level. Once a command is set, it is
maintained as both channels until another command is input. The condition of each channel is set by I4 to I0. Three
conditions can be set: 1) to 3).
1) Setting the Number of Repeats
The number of repeats is set by the I3 and I2 pins, and four types can be selected: 1, 2, 4 and infinite. A stop code
must be input to stop voice when infinite repeat is selected. Table 6.5 shows the relationship between I3 and I2 pins,
and the number of repeats.
Table 6.5 Selection of Number of Repeats
I3
0
0
1
1
I2
0
1
0
1
Number of Repeats
1
2
4
Infinite
2) Sound Volume Smoothing During Repeat
If “I4” is set to a “1”, sound volume during repeat is automatically attenuated from 1 to 1/2, 1/4 and 1/8 (fade-out
function). This smoothing, however, is effective only when 2, 4 or infinite is selected for the repeat setting.
If infinite is selected, voice is played, remaining at 1/8 sound volume after attenuating from 1, 1/2, 1/4 and to 1/8.
If the initial sound volume setting is other than 1, the sound volume attenuates from that value in 1/2 units,
stopping at 1/8.
3) Setting Sound Volume
Voice volume can be changed in four steps if voice is played overlapping in channel synthesis. The sound volume
is set at I1 and I0 pins.
Table 6.6 shows the relationship between I1, I0 pins and sound volume settings.
Table 6.6 Volume Attenuation Setting
I1
0
l0
0
Volume Attenuation
No attenuation (sound volume is same as voice data)
–6 dB attenuation (sound volume is 1/2 of voice data)
0
1
1
1
0
1
–12 dB attenuation (sound volume is 1/4 of voice data)
–18 dB attenuation (sound volume is 1/8 of voice data)
83/126
FEDL6650FULL-06
OKI Semiconductor
MSM6650 Family
7. Address Data
If a phrase is input at I6 to I0 by address data, and if ST pulse is then applied, voice playback starts. Figure 7.1
shows voice start timing. Figure 7.2 and 7.3 show timing when an address, other than a phrase, is input.
I6-I0 (I)
User Phrase
CMD (I) “H”
ST (I)
BUSY (O)
NAR (O)
AOUT (O)
Oscillation Startup
Voice End
Figure 7.1 Voice Startup Timing
I6-I0 (I)
Invalid phrase address
CMD (I)
“H”
ST (I)
BUSY (O)
NAR (O)
AOUT (O)
Oscillation Startup
Figure 7.2 Timing when Address, Other than a Phrase, is Input in Standby Status
84/126
FEDL6650FULL-06
OKI Semiconductor
MSM6650 Family
I6-I0 (I)
Invalid phrase address
“H”
CMD (I)
ST (I)
“H”
NAR (O)
BUSY (O)
AOUT (O) 1/2 VDD
Figure 7.3 Timing when Address, Other than a Phrase, is Input when AOUT is 1/2 VDD
8. Stop Code
When I6 to I0 are set to “0000000” during voice playback and a ST signal is input, playback stops and AOUT
becomes 1/2 VDD. STOP code becomes valid at the leading edge of ST (common to parallel and serial inputs).
Use the STOP code only when the BUSY pin is “L” level. The STOP code cannot be used in states of standby
mode.
Note: 1. If the STOP code is input while BUSY is at the “H” level or in standby state (i.e. when AOUT is GND),
BUSY goes to the “L” level for approximately 400 ms.
2. If the next data is input within 80 ms after the STOP code is input while BUSY is at the “H” level or in
standby state (i.e. when AOUT is GND), BUSY and NAR are kept in "L" state and do not return to “H”.
3. If the next data is input within 40 µs after the STOP code is input while voice is being played, NAR is kept
in “L” state and does not return to “H”.
4. When the phrase address is input during a standby mode and the STOP code is input during standby
transition, NAR cannot go back to “H”. Figure 8.1 indicates the timing.
User Phrase or silence code
I6-I0
“0000000”
ST
tBSS
AOUT
Parameter
STOP input time
Symbol
tBSS
Condition
During pop noise occurrence
Min.
80
Unit
ms
Figure 8.1 STOP Code Input Timing
85/126
FEDL6650FULL-06
OKI Semiconductor
MSM6650 Family
Figure 8.2 shows STOP code input timing.
I6-I0 (I)
“0000000”
tSS
User Phrase
“H”
CMD (I)
ST (I)
(Note)
BUSY (O)
NAR (O)
AOUT (O)
1/2 VDD
Voice Stop
Note: tSS is also applied for serial input.
Figure 8.2 STOP Code Input Timing (at Parallel Input)
The STOP code is a function not to initialize the internal, but to stop a voice. To initialize the internal register, use
the RESET pin.
User Phrase
I6/SD (I)
I5/SI (I)
tSS
ST (I)
BUSY (O)
NAR (O)
AOUT (O)
Voice Stop
Figure 8.3 STOP Code Input Timing (at Serial Input)
86/126
FEDL6650FULL-06
OKI Semiconductor
MSM6650 Family
Conventionally, the STOP code input is to externally specify 00H as address data.
In order to shorten the specified time tss, the STOP code input also is to internally specify 00H as command data as
shown below.
However, the STOP code must be input while the BUSY output is active.
Notes:
1) The STOP code input method is determined depending on whether serial input or parallel input is selected.
2) Your selected command option is subject to change by initialization when the power is turned on after the
STOP code is input. Therefore, it is necessary to select the command option again.
3) The processing after input of the STOP code differs depending on whether Phrase Control Table is used or not.
The following are basic input timings, and input timings when the selected command option is changed, in serial
input mode and in parallel input mode.
87/126
FEDL6650FULL-06
OKI Semiconductor
MSM6650 Family
Inputting the STOP code using CMD pin
1. Basic input timings
(1) When serial input is selected (option A, MSM66P56-01, MSM6650)
Input condition: when BUSY is “L”
tSS = 1 µs (min)
ST
I6/SD
I5/SI
STOP code input by command
Voice control code input
BUSY
Voice stop
(2) When parallel input is selected (option B, MSM66P56-02, MSM6650)
Input condition: when BUSY is “L”
tSS = 1 µs (min)
CMD
ST
16 to I0
STOP code input by command
Voice stop
Voice control code input
BUSY
Differences between the command STOP and conventional STOP
(1) Serial input
(2) Parallel input
Conventional
Command STOP
Conventional
STOP
Command STOP
STOP
Command re-input
immediately after input
of STOP code
Necessary
1 (min.)
Unnecessary
40 (min.)
Necessary
1 (min.)
Unnecessary
40 (min.)
tSS (µs)
88/126
FEDL6650FULL-06
OKI Semiconductor
MSM6650 Family
2. Input timings when the selected command option is changed
(1) When serial input is selected (option A, MSM66P56-01, MSM6650)
Input condition: when BUSY is “L”
tSS = 1 µs (min)
ST
I6/SD
I5/SI
Voice stop
BUSY
STOP code input by command Voice control code input Re-select option
Phrase address input
(2) When parallel input is selected (option B, MSM66P56-02, MSM6650)
Input condition: when BUSY is “L”
t
SS = 1 µs (min)
CMD
ST
STOP code
Voice stop
Re-select option
Voice control code
I6 to I0
Phrase address input
BUSY
89/126
FEDL6650FULL-06
OKI Semiconductor
MSM6650 Family
9. Sampling Frequency
Sampling frequencies can be selected for each phrase address of the internal ROM. For channel mixing, when
channels 1 and 2 are played back at the same time, the channel 1 sampling frequency has priority.
When channel 2 is played back by itself (channel 1 is not used) it can be played at a sampling frequency different
from channel 1 but only for the first phrase played back by channel 2. After the first phrase playback of channel 2
the second (and all other) phrases will be played back at the channel 1 sample rate.
The following 8 frequencies can be selected when creating voice data.
4.0 kHz, 5.3 kHz, 6.4 kHz, 8.0 kHz, 10.6 kHz, 12.8 kHz, 16.0 kHz, 32.0 kHz
10. Voice Playback Time
Table 10.1 shows the internal ROM configuration. The actual voice data ROM area is different from the indicated
ROM capacity.
The voice data management area as shown in Table 10.1 is about 6 Kbits, and the Phrase Control Table area
includes 16 Kbits.
Table 10.1 ROM Configuration
Phrase Address Data Area
Phrase Control Table Area
Sound Data Area
TEST Data Area
Use the following formula as a guide to compute voice playback time.
Playback Time = (ROM Capacity – 16 –6 ) × 1024 × 255/256 ÷ Data Rate (kbps)
For example, if data was created at a 4.0 kHz sampling using MSM6652 (288-Kbit internal ROM), the playback
time is
(288 – 16 –6) × 1024 × 255/256 ÷ 16 (kbps) = 16.9 (sec.)
90/126
FEDL6650FULL-06
OKI Semiconductor
MSM6650 Family
11. Channel Status
The BUSY and NAR pins output status signals.
The BUSY and NAR pins output status signals. The BUSY pin outputs a “H” level when the power is turned on and
a “L” level when either Channel 1 or Channel 2 is playing. The NAR (Next Address Request) pin outputs the
channel 1 and 2 input status. The CH pin allows the user to see the status of Channel 1 and 2 (not Channel 1 or
Channel 2) regardless of the CH pin logic level. This is because both channels are logically ANDed so their status
cannot be determined independently through use of the CH pin. Consequently, if the NAR status of Channel 1 is
read using the CH pin after playback has been completed, the status level of channel 2 cannot be accurately
determined (e.g., “H” or “L”).
The NAR pin outputs the channel 1 and 2 input status signal (Next Address Request). When this pin is at the “H”
level, the ST pulse can be input. The channel status is switched by the CH pin. If the CH pin is at the “H” level,
the status signal of channel 1 is output, and if CH is “L” level, the status of channel 2 is output.
12. Playback Method
The MSM6650 has 3 playback methods: ADPCM, PCM and melody play.
12.1 ADPCM Method
With the ADPCM (Adaptive Differential Pulse Code Modulation) method, basic quantization width ∆ is
adaptively changed for each sampling, and is encoded to 4-bit data.
Conversion to ADPCM data can be accomplished by the AR761 or AR762 development tool.
The ADPCM method is used for voice, music, and sound effects. It is considered the best compromise between
high quality reproduction and memory usage.
12.2 PCM Method
The PCM method of the MSM6650 uses an 8-bit straight binary format. Of the three methods, PCM is the best
suited for accurate reproduction of sound effects or waveforms which are pulse shaped or change rapidly (such as
high frequency pure tone sine waves).
12.3 Melody Playback Method
Composed by using these tools. Therefore, unique sound can be created.
91/126
FEDL6650FULL-06
OKI Semiconductor
MSM6650 Family
12.4 Data Rate of Each Method
The data rate shows the degree of data compression and the data amount to synthesize for 1 second. The data rate is
determined by the relationship between the sampling frequency and the data format (in number of bits per sample).
The following formula is used.
Data Rate (kbps) = Sampling Frequency (kHz) × Data format (in number of bits per sample)
The data rate of the three methods are compared below when the sampling frequency is 6.4 kHz.
1) ADPCM Method
Data Rate (kbps) = 6.4 (kHz) × 4 (bits) = 25.6 (kbps)
2) PCM Method
Data Rate (kbps) = 6.4 (kHz) × 8 (bits) = 51.2 (kbps)
3) Melody Playback Method
With the melody playback method, the data rate changes depend on the tempo or the kind of note (
) used. The formula does not determine the data rate changes. The average data rate is 8 kbps.
The data rate of the melody playback method is calculated as follows:
Data rate = number of notes per second × data amount per note [Kbits]
For example, to obtain data rate from the following conditions,
fS = 6.4 kHz
Number of notes per second = 1
Time [seconds] taken for each thirty-second note = 0.083 sec (Tempo = 90)
first, obtain the data amount per note with the following expression:
Data amount per note [Kbits]
= data amount per thirty-second note [bits per note] × 2
Time taken for each thirty-second
note [sec] × fS [Hz] × 8 [bits] × 2
= 0.083 × 6400 × 8 × 2
8.5 [Kbits]
Therefore, when the number of notes per second is 1, the data rate is approximately 8.5 kbps.
92/126
FEDL6650FULL-06
OKI Semiconductor
MSM6650 Family
12.5 Channel Synthesis Combinations for Each Playback Method
Melody and BEEP tone playback is in channel 1 only.
Table 12.1 Channel Synthesis Combinations
VOICE (ADPCM)
PCM
Channel 2
BEEP
MELODY
SILENCE
TONE
–6 to
0 dB
–6 to
0 dB
Channel 1
VOICE
–18 dB
–18 dB
0 dB
–6 to –18 dB
0 dB
*
*
*
*
*
*
*
*
*
*
×
×
×
×
×
×
×
×
*
*
*
*
*
*
*
*
×
×
×
×
×
×
×
×
(ADPCM)
*
*
MELODY
–6 to –18 dB
0 dB
PCM
–6 to –18 dB
BEEP TONE
SILENCE
*
In the case of channel synthesis, verify the voice quality with the MSM6650 evaluation board. The
combination of channel 1 and 2 can sometimes cause chipping if either of the channels is recorded at
a level that is too high.
93/126
FEDL6650FULL-06
OKI Semiconductor
MSM6650 Family
13. Standby Conversion
If standby conversion YES is selected by command option, the IC enters standby status and stops all operations if
the next phrase does not start up within 0.2 sec after playback ends. If restarted it takes about 100 ms until voice
starts, since a pop noise countermeasure circuit operates.
If standby conversion NO is selected by command option, the IC does not enter standby status, even if voice ends,
and the output of AOUT becomes about 1/2 VDD. Current is flowing since oscillation is operating. If started up
voice starts in about 350 ms.
If standby conversion NO is selected, it is necessary to input a RESET pulse to enter standby status.
If a RESET pulse is input, a pop noise is generated since the AOUT output level instantaneously becomes GND
level.
I6-I0
“H”
CMD
NAR
BUSY
AOUT
Figure 13.1 ST Pulse Input Timing during Standby Conversion
As shown in Figure 13.1, when ST pulse is input during standby conversion after voice ends, the IC exits from
standby status, and the output of AOUT goes 1/2 VDD. When the output reaches 1/2 VDD, voice synthesis starts.
14. Voice Output
For the voice output pin, a command option can select whether the DA converter output is directly output or output
through an internal low-pass filter.
Table 14.1 shows output level of AOUT pin.
Table 14.1 Output Level of AOUT Pin
Regeneration
Condition
Lowest level
Center level
Highest level
method
DA converter output
0
approx. 0.5 × VDD
approx. 0.5 × VDD
approx. 0.5 × VDD
approx. 0.5 × VDD
approx. 0.5 × VDD
approx. VDD
ADPCM
LPF output
approx. 0.15 × VDD
approx. 0.25 × VDD
approx. 0.25 × VDD
approx. 0.25 × VDD
approx. 0.95 × VDD
approx. 0.75 × VDD
approx. 0.75 × VDD
approx. 0.75 × VDD
PCM
Melody
—
—
—
BEEP Tone
94/126
FEDL6650FULL-06
OKI Semiconductor
MSM6650 Family
14.1 D/A Converter Output Wave Form
The output amplitude from the D/A converter becomes a step wave form synchronizing the sampling frequency at
a maximum 4095/4096 × VDD
.
If D/A output is selected, it is recommended to externally attach a low-pass filter. Since the output impedance of a
D/A converter changes between 15 kΩ to 35 kΩ, determine the filter constant so that this resistance change does
not affect the cutoff frequency of the low-pass filter.
14.2 Low-Pass Filter Output
The low-pass filter consists of switched capacitors. The attenuation characteristic of the MSM6650 family device
low-pass filter is –40 dB/oct. The cutoff frequency changes depending on the sampling frequency. The cutoff
frequency is 0.4 time as low as the sampling frequency.
Table 14.2 shows the relationship between sampling frequency and cutoff frequency.
[dB] 20
[dB] 20
10
0
10
0
–10
–20
–10
–20
–30
–40
–50
–60
–70
–80
–30
–40
–50
–60
–70
–80
100
1k
10k
[Hz]
100
1k
10k
[Hz]
Figure14.1 LPF frequency characteristics
(fSAM = 8.0 kHz)
Figure14.2 LPF frequency characteristics
(fSAM = 8.0 kHz)
(Applied to MSM6650, MSM6652A to 58A)
(Applied to MSM66P56)
Table 14.2 Cutoff Frequencies of Low-Pass Filter
Cutoff Frequency
Sampling Frequency (fSAM) (kHz)
MSM6650 MSM6652A to 6658A (fCUT
approx. 1.6 kHz
)
MSM66P56 (fCUT
approx. 1.8 kHz
approx. 2.6 kHz
approx. 2.6 kHz
approx. 3.2 kHz
approx. 4.2 kHz
approx. 5.1 kHz
approx. 6.4 kHz
)
4.0
5.3
approx. 2.5 kHz
6.4
approx. 2.5 kHz
8.0
approx. 3.1 kHz
10.6
12.8
16.0
32.0
approx. 4.1 kHz
approx. 5.0 kHz
approx. 6.2 kHz
approx. 12.5 kHz
approx. 12.8 kHz
95/126
FEDL6650FULL-06
OKI Semiconductor
MSM6650 Family
15. Low-Pass Filter Pop Noise
Each device of the MSM6650 family contains a “pop” noise killer circuit. However, a low-pass filter selected may
cause “pop” noise as the filter output's circled portions of the figure 15.1 change by approx. 0.7 V abruptly.
Standby conversion
time
Standby conversion
time
Figure 15.1 Pop Noise of Low-Pass Filter
“Pop” noise can be reduced by connecting a diode at the AOUT output (as shown Figure 15.2).
AOUT
Figure 15.2 Pop Noise Killer Circuit
96/126
FEDL6650FULL-06
OKI Semiconductor
MSM6650 Family
16. Ceramic Oscillation
Figure 16.1 shows an external circuit diagram using a ceramic oscillator.
XT
C1
C2
Figure 16.1 External Circuit Diagram
Figure 16.2 shows an external circuit diagram using a ceramic oscillator, CSTLS4M09G53-B0 or
CSTCR4M09G53-R0 made by Murata MFG. Co., Ltd.
XT
XT
Internal Capacitor
Figure 16.2 CSTLS4M09G53-B0 or CSTCR4M09G53-R0
Figure 16.4 shows an extend circuit diagram using a ceramic oscillator, KBR4.0MSA/MWS/MKS/PBRC4.00A
made by Kyocera Corp.
When using an oscillator, 4.00 MHz, playback speed is approximately 2% slower than AR204, AR205 analysis
tools and demonstration board.
XT
XT
33 pF
33 pF
Internal Capacitor
Figure 16.4 KBR4.0/PBRC4.00A
Figure 16.5 KBR4.0MWS/MKS
97/126
FEDL6650FULL-06
OKI Semiconductor
MSM6650 Family
17. Power Supply (for MSM6650)
The MSM6650 should be powered from a single power source to the analog section and digital section separately,
as shown below.
+5 V
DVDD AVDD
MSM6650
DGND AGND
The following power connections are not permitted.
Analog supply
Digital supply
Power supply
DVDD
AVDD
DVDD AVDD
98/126
FEDL6650FULL-06
OKI Semiconductor
MSM6650 Family
18. External ROM Driving Timing (for MSM6650)
The figure 18.1 shows an external ROM driving timing during playback at fOSC = 4.096 MHz and fS = 8.0 kHz.
Tables 18.1 and 18.2 show fS data and playback method data, respectively.
99/126
FEDL6650FULL-06
OKI Semiconductor
MSM6650 Family
Table 18.1 fSAM Data
O2
0
O1
0
O0
0
Sampling frequency (kHz)
8.0
10.7
12 8
32.0
4.0
0
0
1
0
1
0
0
1
1
1
0
0
1
0
1
5.3
1
1
0
6.4
1
1
1
16.0
Table 18.2 Playback Method Data
O7
0
O6
0
Playback method
Playback by ADPCM
Playback by PCM
Playback by melody
0
1
1
0
100/126
FEDL6650FULL-06
OKI Semiconductor
MSM6650 Family
APPLICATION CIRCUITS
(MSM6652/53/54/55/56-xxx, MSM6652A/53A/54A/55A/56A/58A-xxx, MSM66P56-xx)
VDD
I6/SD
I5/SI
NAR
P1.0
P1.1
P1.2
P2.0
P3.0
CMD
PORT0
PORT1
XT
AOUT
AMP
I4
I1
I0
RESET
GND
Application Circuit in Serial Input Interface Mode
101/126
FEDL6650FULL-06
OKI Semiconductor
MSM6650 Family
(MSM6652/53/54/55/56-xxx, MSM6652A/53A/54A/55A/56A/58A-xxx, MSM66P56-xx)
I6
I5
I4
I3
I2
I1
I0
VDD
P1.6
P1.5
P1.4
P1.3
P1.2
P1.1
P1.0
CMD
NAR
XT
P2.0
P3.1
P2.2
P2.1
P3.0
AOUT
AMP
RESET
GND
Application circuit in Parallel Input Interface Mode
102/126
FEDL6650FULL-06
OKI Semiconductor
(MSM6650)
MSM6650 Family
MSM27C101
MSM27C101
MSM27C101
MSM27C101
MSM6650
MSM83C154
Application Circuit in Microcontroller Interface Mode
Using Four 1-Mbit EPROMs (Serial Input Interface)
103/126
FEDL6650FULL-06
OKI Semiconductor
(MSM6650)
MSM6650 Family
MSM27C101
MSM27C101
MSM27C101
MSM27C101
MSM6650
MSM83C154
Application Circuit in Microcontroller Interface Mode
Using Four 1-Mbit EPROMs (Parallel Input Interface)
104/126
FEDL6650FULL-06
OKI Semiconductor
MSM6650 Family
PHRASE CONTROL TABLE FUNCION
PHRASE CONTROL TABLE
The role of Phrase Control Table is to link phrases and build sentences, which makes an external microcontroller
unnecessary. The conventional MSM6375 family could not link phrases and synthesis channels in standalone
mode, but the MSM6650 family can use the Phrase Control Table.
For example: The phrase “Today's weather is....” can be used to illustrate the differences between the MSM6375
family and MSM6650. With the MSM6375 family (in stand-alone operation), indi-vidual data must be stored as a
phrase in ROM (see Table1) then for playback each phrase must be addressed individually. Example: “Today’s
weather is sunny”, and “Today's weather is rainy”.
On the other hand, the MSM6650 family has Phrase Control Table functions which eliminate the need for an
external microcontroller to provide the continuous timing necessary for voice concatenation, as with the
MSM6375 family. This means that individual phrases or words which are stored in phrase ROM can be
concatenated in the Phrase Control Table and assigned a single address according to their content. This feature
allows for efficient use of memory for phrase storage in ROM. Table 2 shows phrases/words stored in ROM and
their addresses, Table 3 shows how you can combine the phrase/word addresses (up to a maximum of 8) in the
Phrase Control Table to achieve fully concatenated phrases.
Conventionally data must be repeatedly stored to phrase ROM to vocalize “Today’s weather is....”, but overlapped
data is not required as shown in Table 2 by using Phrase Control Table functions.
Table 1 Conventional Phrase ROM Configuration
Address [HEX]
Phrase
Today’s weather is sunny.
01
02
03
Today’s weather is rainy.
Today’s weather Is sunny becoming cloudy, some areas are rainy.
7F
105/126
FEDL6650FULL-06
OKI Semiconductor
MSM6650 Family
Table 2 Phrase Address Configuration
Address [HEX]
Phrase
Today's
weather
is
01
02
03
10
11
12
13
20
21
22
sunny
cloudy
rainy
snowy
occasional
becoming
some areas are
7F
Table 3 Phrase Control Table Configuration
Address [HEX]
Phrase Content [Max. 8 Phrases]
[01][02][10][03]
01
02
03
[01][02][12][03]
[01][02][10][21][11][22][13][03]
7F
106/126
FEDL6650FULL-06
OKI Semiconductor
MSM6650 Family
The Phrase Control Table makes channel synthesis possible, a feature previously not available in standalone mode
with the MSM6375 family. With Phrase Control Table commands, phrase linking, channel synthesis and “BEEP”
tone or “"silence” can be set.
A maximum of 8 phrases (16 bytes) per phrase address can be set using the Phrase Control Table feature. Table 4
shows the Phrase Control Table configuration.
Table 4 Phrase Control Table Configuration
Phrase Control Address
Phrase Control Table
Phrase Address
Phrase
Address
[HEX]
01
02
03
1 Phrase* Command
1 Phrase Address
2 Phrase Command
2 Phrase Address
3 Phrase Command
3 Phrase Address
4 Phrase Command
Sound
Data
01
02
03
Today's
weather
is
04
sunny
7E
7F
4 Phrase Address
5 Phrase Command
5 Phrase Address
6 Phrase Command
6 Phrase Address
7 Phrase Command
7 Phrase Address
8 Phrase Command
7F
8 Phrase Address
*
The word “phrase” as used here includes any of the following: voice, music, BEEP tones or silence.
Phrase Control Table details — The “Phrase Address” consists of up to a maximum of 127 phrases, the “Phrase
Control Table” allows you to choose up to any 8 of the 127 phrases in the “Phrase Address”. The “Phrase Control
Table area” contains both phrase address and phrase control command. Each address in the “Phrase Control
Address” can contain up to 8 phrases in the “Phrase Control Table”. Therefore, each of the 127 Phrase Control
Addresses available can represent a single phrase or up to 8 phrases (for concatenation).
The Phrase Addresss cannot be directly accessed if the Phrase Control Table is used.
107/126
FEDL6650FULL-06
OKI Semiconductor
MSM6650 Family
Figure 1 shows the flowchart when creating an Phrase Control Table using the AR204 and AR205 development
tool.
Phrase Control Table Start
1. Voice
2. BEEP Tone
3. Silence
1
3
2
Voice Control Code Set
1. Specify Channel
2. Specify Fadeout
3. Specify Repeat
BEEP Tone Code Set
1. Specify Frequency
(0.5, 1.0, 1.3, 2.0 kHz)
2. Specify Sound Volume
(1/8, 1/4, 1/3, 1/2)
Silence Insertion Code
1. Specify Channel
Command Data Input
(1, 2, 4, infinite)
4. Specify Sound Volume
(0, –6, –12, –18 dB)
Address Data Input
Specify Phrase Address
BEEP Tone Time Set
Silence Time Set
Phrase
Control Table
End?
NO
YES
End Code Set
Figure 1 Phrase Control Table making Flowchart
108/126
FEDL6650FULL-06
OKI Semiconductor
MSM6650 Family
1. Phrase Control Table Commands
Table 5 shows the commands that can be set in the Phrase Control Table.
Table 5 List of Phrase Control Table Commands
O7 O6 O5 O4 O3 O2 O1 O0
Command Description
0
0
0
0
0
0
0
0
End code
Indicates that a piece of set data is completed.
Silence insertion code
ch
0
1
0
0
0
0
0
Silence is inserted into the channel designated by ch.
ch = “1” → Channel 1
ch = “0” → Channel 2
After this code is inserted, the silence time is set using bits O7 to O0.
Up to 2.1 seconds can be set.
1
1
0
0
bl1 bl0 bf1 bf0 BEEP tone code
bl1
0
bl0
0
Volume
bf1
0
bf0
0
Frequency (kHz)
1/8 amplitude
of channel 1
0.5
1.0
1.3
2.0
0
1
1/4 amplitude
of channel 1
1
0
0
1
1
1
0
1
1
1
1/3 amplitude
of channel 1
1/2 amplitude
of channel 1
After this code is inserted, the BEEP tone time is set by using O7 to
O0. Up 2.1 seconds can be set.
ch
1
1
sm
rp1
rp0 vl1 vl0 Voice control code
Silence is inserted into the channel designated by ch.
ch = “1” → Channel 1
ch = “0” → Channel 2
The voice control code sets the number of repeats and sound volume.
When the number of repeats is set, sound volume smoothing can also
be set.
I4 (sm) Volume smoothing during repeating
0
1
Disabled
Enabled
I3 (rp1) I2 (rp0) Number of repeats
I1 (vl1) I0 (vI0) Attenuation
0
0
1
1
0
1
0
1
1
0
0
1
1
0
1
0
1
0 dB
2
4
–6 dB
–12 dB
–18 dB
Infinite
Each of the Phrase Control Table commands in Table 5 are explained below.
109/126
FEDL6650FULL-06
OKI Semiconductor
1.1 End Code
MSM6650 Family
The end code is used at the completion of a phrase. The MSM6650 family recognizes the end code which is
necessary when the Phrase Control Table contains only a single phrase. When the maximum number of phrases is
selected (8) the end code is unnecessary.
1.2 Silence Insertion Code
Silence insertion code inserts silence in the specified channel, reducing voice data.
O7
ch
O6
0
O5
1
O4
0
O3
0
O2
0
O1
0
O1
0
The channel for silence insertion is specified in the command data, while the silence time is set in the address data.
Command data bit O7 (CH) specifies into which channel silence will be inserted, a “1” in data bit O7 selects
channel 1 while a “0” selects channel 2.
Silence time is set at the address settings of phrases shown in Table 4.
Minimum Silence Time …. 16.384 ms
Maximum Silence Time …. 2.1 sec.
The formula to set the silence time is shown below.
t
MU = (26 × (O6) + 25 × (O5) + 24 × (O4) + 23 × (O3) + 22 × (O2) + 21 × (O1) + 20 × (O0)) × 16.384 ms
Table 6 Phrase Control Table Example of Silence insertion Coding
O7
1
O6
0
O5
1
O4
0
O3
0
O2
0
O1
0
O0
0
1st Byte
2nd Byte
3rd Byte
Silence Insertion Code
Silence Time
0
0
0
1
1
0
0
0
0
0
0
0
0
0
0
0
End Code
1.3 BEEP Tone Code
The BEEP tone code produces a BEEP tone from an internal circuit which is independent of the ADPCM circuitry.
The sound volume and frequency of a BEEP tone is set in command data, while the playback time of a BEEP tone
is set in the address data.
The BEEP tone can be set only in channel 1.
The sound volume is set at data bits O3, O2 and the frequency is set at data bits O1, O0.
O7
1
O6
1
O5
0
O4
0
O3
bl1
O2
bl0
O1
bf1
O1
bf0
110/126
FEDL6650FULL-06
OKI Semiconductor
MSM6650 Family
Tables 7 and 8 show the sound volumes and the frequencies that can be set.
Table 7 Sound Volume Settings
Table 8 Frequency Settings
O3
0
O2
0
Sound Volume
O1
0
O0
0
Frequency
0.5 kHz
1.0 kHz
1.3 kHz
2.0 kHz
1/8 amplitude sound volume of channel 1
1/4 amplitude sound volume of channel 1
1/3 amplitude sound volume of channel 1
1/2 amplitude sound volume of channel 1
0
1
0
1
1
0
1
0
1
1
1
1
The BEEP tone time is set in the phrase address setting of the Phrase Control Table shown in Table 4.
Minimum BEEP Tone Time …… 16.384 ms
Maximum BEEP Tone Time …… 2.1 sec.
The formula to set a BEEP Tone time is shown below.
t
BE = (26 × (O6) + 25 × (O5) + 24 × (O4) + 23 × (O3) + 22 × (O2) + 21 × (O1) + 20 × (O0)) × 16.384 ms
Table 9 Phrase Control Table Example of BEEP Tone Coding
O7
1
O6
1
O5
0
O4
0
O3
1
O2
1
O1
0
O0
1
1st Byte
2nd Byte
3rd Byte
BEEP Tone Code
BEEP Tone Time
End Code
0
0
0
1
1
0
0
0
0
0
0
0
0
0
0
0
For example, if phrase control data is set as in Table 9, a 1.0 kHz BEEP tone is played back at a 1/2 amplitude
sound volume in channel 1 for 393 ms.
1.4 Voice Control Code
The voice control code sets repeat and sound volume.
O7
ch
O6
1
O5
1
O4
sm
O3
rp1
O2
rp0
O1
vl1
O1
vl0
The channel is set with data bits “O7”. If bit “"O7” is “H”, channel 1 is selected, if “L” channel 2 is set. The voice
control condition of each channel is set using bits O0-O4.
111/126
FEDL6650FULL-06
OKI Semiconductor
MSM6650 Family
(1) Setting the Number of Repeats
The number of repeats is set with data bits O3 and O2, and can be selected from 4 types: 1, 2, 4 and infinite. If
infinite is selected, repeat can be stopped by switching to another phrase.
Table 10 shows the relationship between O3, O2 and the number of repeats.
Table 10 Number of Repeats Settings
O3
0
O2
0
Number of Repeats
1
0
1
2
4
1
0
1
1
Infinite
(2) Sound Volume Smoothing During Repeat
If data bit “O4” is set to a “1”, sound volume during repeat is attenuated from 1 to 1/2, 1/4 and 1/8. This smoothing,
however, is effective only when 2, 4 or infinite is selected for the repeat setting.
If infinite is selected, voice is played, remaining at 1/8 sound volume after attenuating from 1 to 1/2, 1/4 and 1/8.
If the initial sound volume setting is other than 1, the sound volume attenuates from that value in 1/2 units,
stopping at 1/8.
(3) Setting Sound Volume
Voice volume can be changed in 4 steps if voice playback overlaps during channel mixing. The sound volume is
set with data bits O1 and O0. Table 11 shows the corresponding data and attenuation values.
Table 11 Volume Attenuation Setting
O1
0
O0
0
Volume Attenuation
No attenuation (sound volume is same as voice data)
–6 dB attenuation (sound volume is 1/2 of voice data)
–12 dB attenuation (sound volume is 1/4 of voice data)
–18 dB attenuation (sound volume is 1/8 of voice data)
0
1
1
0
1
1
112/126
FEDL6650FULL-06
OKI Semiconductor
MSM6650 Family
2. PCM Playback using the Phrase Control Table
For PCM playback, Phrase Control Table is set together with the voice control data. Items which can be set in the
voice control code include (channel, sound volume smoothing during repeat, number of repeats, and sound
volume).
3. Melody Playback using the Phrase Control Table
For melody playback, Phrase Control Table is set together with the voice control data. Channels however cannot
be set. Channel 1 is fixed. Channel 2 mixing of melodies is not possible.
4. Random Playback using the Phrase Control Table
If the RND pin is used during random playback, the 1st phrase control addresss (which consists of an phrase
control table sequence up to 8 phrases/16 bytes) is played and the random playback of the 2nd phrase control
address then starts random play continuously.
Random play requires the channel setting for the 1st and 2nd phrase control address to be the same. Random play
cannot be used during channel 2 play or echo play without the use of the silence insertion technique shown in
figure 10 item (2). Figure 2 item (1) shows the overlapping of the 2nd phrase control address in channel 1 with the
echo playback of channel 2. Item (2) shows how silence is inserted after the 1st phrase control address in channel 1
to avoid overlapping of the 2nd phrase control address with channel 2 playback.
1st Edit Phrase
“Today’s”
2nd Edit Phrase
“weather”
Channel 1
Channel 2
(1)
(2)
Silence
“Today’s”
1st Edit Phrase
2nd Edit Phrase
“weather”
Channel 1
Channel 2
“Today’s”
Silence
Silence
“Today’s”
Figure 2 Example of Random Vocalization Timing
113/126
FEDL6650FULL-06
OKI Semiconductor
MSM6650 Family
5. Channel 2 Mixing Function in the Phrase Control Table
This function overlaps 2 phrases. By using Phrase Control Table, it is easy to echo a phrase (echo play) and to a
phrase with BGM (background music, in channel 2).
5.1 Echo Playback
Echo playback delays and overlaps the phrase played in channel 1 at –6 dB attenuation (1/2 amplitude of channel
1) in channel 2.
ECHO PLAYBACK OF A SINGLE PHRASE
Using address [02] of the phrase ROM, “weather”, an example is shown with echo of a single phrase.
Table 12 Phrase Control Table Example of Echo Playback of a Single Phrase
O7
1
O6
1
O5
1
O4
0
O3
0
O2
0
O1
0
O0
0
Voice Control Code (CH1 select, repeat,
–6 dB attenuation)
1st Byte
2nd Byte
3rd Byte
4th Byte
0
0
0
0
0
0
0
1
0
0
0
0
0
0
0
0
0
1
1
0
1
0
0
0
Phrase Address (02H “weather”)
Silence Insertion Code (CH2 select)
Silence Time (98.3 ms)
Voice Control Code (CH2 select, repeat,
–12 dB attenuation)
5th Byte
0
1
1
0
0
0
0
1
6th Byte
7th Byte
0
0
0
0
0
0
0
0
0
0
0
0
1
0
0
0
Phrase Address (02H “weather”)
End Code
If phrase control address is set as in Table 12, “weather” is played in channel 1, and is overlapped during playback
from channel 2 at –6 dB attenuated sound volume 98.3 ms after the start of channel 1 play.
When two phrases overlap set the attenuation of the voice control command with attention to sound volume to
prevent clipping.
Be aware that the silence time is an element that influences the echo quality. Set the silence time so that the desired
echo is created.
114/126
FEDL6650FULL-06
OKI Semiconductor
MSM6650 Family
When using echo play set the number of repeats of the voice control command to 1. If 2, 4 or infinite is set, timing
becomes as shown in Figure 3.
Channel 1
Channel 2
“Weather”
Silence
“Weather”
(1) Number of Repeats: 1
“Weather”
“Weather”
Channel 1
Channel 2
Silence
“Weather”
“Weather”
(2) Number of Repeats: 2
Channel 1
Channel 2
“Weather” “Weather” “Weather” “Weather”
Silence “Weather” “Weather”
(3) Number of Repeats: 4
“Weather”
Channel 1
Channel 2
“Weather” “Weather”
Channel 1 has infinite playback
Channel 2 does not play
(4) Number of Repeats: infinite
Figure 3 Echo Playback Timing Using Repeated Playback
The echo playback timing, during repeated play which is assigned with the voice control command for an phrase
control address, is explained below.
115/126
FEDL6650FULL-06
OKI Semiconductor
MSM6650 Family
(1) When the number of repeats is set to 1
When the same channel is selected for playback of the next phrase, playback of the next phrase starts after
playback of the 1st phrase ends. If the channel of the next phrase is different (channel 2), then channel synthesis
(playback of channels 1 and 2) begins at the start of playback.
(2) When the number of repeats is set to 2
When the same channel is selected for playback of the next phrase, playback of the next phrase starts after
playback of the 2nd phrase ends. If the channel of the next phrase is different (channel 2), then channel synthesis at
the start of the second phrase playback. Echo does not occur under these conditions because channels 1 and 2 are
played simultaneously. A silence insertion code must be applied to channel 2 for echo to occur, playback in
channel 2 is then delayed with respect to channel 1 which causes echo (see Figure 3). The amount of echo depends
on the duration of the silence in channel 2.
(3) When the number of repeats is set to 4
When the same channel is selected for playback of the next phrase, playback of the next phrase starts after
playback of the 4th phrase ends. If the channel of the next phrase is different (channel 2), then channel synthesis
(playback of channels 1 and 2) begins at the start of the 4th phrase playback. Echo does not occur under these
conditions because channels 1 and 2 are played simultaneously. A silence insertion code must be applied to
channel 2 for echo to occur, playback in channel 2 is then delayed with respect to channel 1 which causes echo (see
Figure 3). The amount of echo depends on the duration of the silence in channel 2.
(4) When the number of repeats is set to infinite
The next phrase becomes invalid and is not played regardless of the channel specification (see Figure 3 (4)).
116/126
FEDL6650FULL-06
OKI Semiconductor
MSM6650 Family
ECHO PLAYBACK OF MULTIPLE PHRASES
A maximum of eight phrases (16-bytes) can be set to the Phrase Control Table area. Up to three phrases can be set
for echo play with 16 bytes. The phrase ROM should be set so that the number of phrases does not exceed four.
Using “Today’s”, “weather” and “is” of the phrase ROM in Table 2 as an example, Table 13 shows echo playback
of three phrases. Figure 4 shows the playback timing.
Table 13 Phrase Control Table Example-Three Phrase Echo Playback
O7
1
O6
1
O5
1
O4
0
O3
0
O2
0
O1
0
O0
1
Voice Control Code (CH1 select, repeat
once, –6 dB attenuation)
1st Byte
2nd Byte
3rd Byte
4th Byte
0
0
0
0
0
0
0
1
0
0
0
0
0
0
0
0
0
1
0
0
1
1
0
0
Phrase Address (01H “Today’s”)
Silence Insertion Code (CH2 select)
Silence Time (98.3 ms)
Voice Control Code (CH2 select, repeat
once, –12 dB attenuation)
5th Byte
6th Byte
0
0
1
0
0
0
1
0
0
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
0
0
0
0
0
0
0
1
0
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
0
0
1
1
1
0
0
1
0
1
1
0
1
1
0
0
0
1
0
0
0
1
1
Phrase Address (01H “Today’s”)
Voice Control Code (CH1 select, repeat
once, –6 dB attenuation)
7th Byte
8th Byte
Phrase Address (02H “weather”)
Voice Control Code (CH2 select, repeat
once, –12 dB attenuation)
9th Byte
10th Byte
11th Byte
12th Byte
13th Byte
14th Byte
15th Byte
16th Byte
Phrase Address (02H “weather”)
Voice Control Code (CH1 select, repeat
once, –6 dB attenuation)
Phrase Address (10H “is”)
Voice Control Code (CH2 select, repeat
once, –12 dB attenuation)
Phrase Address (10H “is”)
Voice Control Code (CH1 select, repeat
once, –6 dB attenuation)
Phrase Address (03H “sunny”)
Channel 1
Channel 2
“Today’s”
“weather”
“is”
“weather”
“sunny”
“is”
Silence “Today’s”
Figure 4 Playback Timing of Three Phrases with Echo
117/126
FEDL6650FULL-06
OKI Semiconductor
MSM6650 Family
For the echo playback of multiple phrases, the sampling frequency of each phrase must be the same. If a phrase
with a different sampling frequency is mixed, the voice of channel 2 (ECHO) will be played fast or slow because
the sampling frequency of channel has priority. Figure 5 shows the timing.
fS = 6.4 kHz
“Today’s”
fS = 8 kHz
“weather”
fS = 6.4 kHz
“is”
Channel 1
Channel 2
Silence
“Today’s”
Fast Playback
“weather”
Slow Playback
“is”
Figure 5 Echo Playback Timing with Different Sampling Frequencies
ECHO PLAYBACK OF A SINGLE PHRASE WITHIN A PHRASE STRING
Table14 shows an phrase control address example to apply echo to “is” in the four phrases of “Today’s”, “weather”,
“is” and “sunny”.
Table 14 Phrase Control Table Example of a Single Phrase within a Phrase String
O7
1
O6
1
O5
1
O4
0
O3
0
O2
0
O1
0
O0
0
Voice Control Code (CH1 select, repeat
once, no attenuation)
1st Byte
2nd Byte
3rd Byte
4th Byte
0
0
0
0
0
1
0
1
1
0
0
0
0
0
0
0
0
0
0
0
0
1
0
1
Phrase Address (01H “Today’s”)
Silence Insertion Code (CH2 select)
Silence Time (1.59 sec)
Voice Control Code (CH1 select, repeat
once, no attenuation)
5th Byte
6th Byte
7th Byte
8th Byte
9th Byte
10th Byte
11th Byte
1
0
1
0
0
0
1
1
0
1
0
1
0
1
1
0
1
0
1
0
1
0
0
0
1
0
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
0
0
0
0
0
0
0
0
0
1
0
0
Phrase Address (02H “weather”)
Voice Control Code (CH1 select, repeat
once, no attenuation)
Phrase Address (10H “is”)
Voice Control Code (CH2 select, repeat
once, –6 dB attenuation)
Phrase Address (10H “is”)
Voice Control Code (CH1 select, repeat
once, no attenuation)
12th Byte
13th Byte
0
0
0
0
0
0
0
0
0
0
0
0
1
0
1
0
Phrase Address (03H “sunny”)
End Code
118/126
FEDL6650FULL-06
OKI Semiconductor
MSM6650 Family
Channel 1
Channel 2
“Today’s”
“weather”
Silence
1.5 sec
“is”
“is”
“sunny”
0.09 sec
Figure 6 Playback Timing Using Table 14 Phrase Control Table
As shown by the timing in Figure 6, “is” is echoed by setting the silence time to delay playback of channel 2 echo.
While channel 1 plays four consecutive phrases, the silence time has been set so that channel 2 play is delayed until
the selected phrase in channel 1 can be echoed. If the silence time exceeds 2.1 sec, it is necessary to add a silence
insertion setting to 2 bytes of the Phrase Control Table.
A maximum of 6 phrases are possible if the silence insertion setting is 2 bytes.
5.2 Two-Channel Playback
Two-channel play uses PCM, memory and ADPCM methods. Channel mixing is possible with all combinations
except melody play/melody play (in channel 2). Melody play is in channel 1 only. The sampling frequency of
phrases which overlap must be the same.
Figures 7 to 10 show 2 channel playback timing.
1st Phrase
Melody Tone
Channel 1
Channel 2
“Today’s”
“weather”
3rd Phrase
“is”
“sunny”
2nd Phrase
4th Phrase
5th Phrase
Figure 7
Timing of Four Phrase Channel Mixing with a Melody
Tone as BGM (Background Music)
1st Phrase
4th Phrase
Channel 1
Channel 2
Melody Tone
Melody Tone
“Today’s”
2nd Phrase
“weather”
“is”
5th Phrase
“sunny”
3rd Phrase
6th Phrase
Figure 8 Timing of Four Phrase Channel Mixing with a Melody
Tone for 1st and 4th Phrases as BGM (Background Music)
119/126
FEDL6650FULL-06
OKI Semiconductor
MSM6650 Family
1st Phrase
Channel 1
Channel 2
PCM Tone (A)
PCM Tone (B) PCM Tone (B) PCM Tone (B) PCM Tone (B)
2nd Phrase
Figure 9
Channel Mixing between PCM Main Melody Tone (A)
and PCM Rhythm Tone (B) with 4 Repeats
1st Phrase
3rd Phrase
PCM Tone (A)
PCM Tone (B)
Channel 1
Channel 2
PCM Tone (C) PCM Tone (C) PCM Tone (D) PCM Tone (D)
2nd Phrase 4th Phrase
Figure 10 Channel Synthesis between PCM Main Melody Tone (A) (B)
and PCM Rhythm Tone (C) (D) with 2 Repeats
120/126
FEDL6650FULL-06
OKI Semiconductor
MSM6650 Family
PACKAGE DIMENSIONS
(Unit: mm)
121/126
FEDL6650FULL-06
OKI Semiconductor
MSM6650 Family
(Unit: mm)
SOP24-P-430-1.27-K
Mirror finish
Package material
Lead frame material
Pin treatment
Package weight (g)
Rev. No./Last Revised
Epoxy resin
42 alloy
Solder plating (≥5µm)
0.58 TYP.
5/Oct. 13, 1998
5
Notes for Mounting the Surface Mount Type Package
The surface mount type packages are very susceptible to heat in reflow mounting and humidity
absorbed in storage.
Therefore, before you perform reflow mounting, contact Oki’s responsible sales person for the product
name, package name, pin number, package code and desired mounting conditions (reflow method,
temperature and times).
122/126
FEDL6650FULL-06
OKI Semiconductor
MSM6650 Family
(Unit: mm)
DIP20-P-300-2.54-W1
Package material
Lead frame material
Pin treatment
Package weight (g)
Rev. No./Last Revised
Epoxy resin
42 alloy
Solder plating (≥5µm)
1.50 TYP.
2/Dec. 11, 1996
5
123/126
FEDL6650FULL-06
OKI Semiconductor
MSM6650 Family
(Unit: mm)
Notes for Mounting the Surface Mount Type Package
The surface mount type packages are very susceptible to heat in reflow mounting and humidity
absorbed in storage.
Therefore, before you perform reflow mounting, contact Oki’s responsible sales person for the product
name, package name, pin number, package code and desired mounting conditions (reflow method,
temperature and times).
124/126
FEDL6650FULL-06
OKI Semiconductor
MSM6650 Family
REVISION HISTORY
Page
Document
No.
Date
Description
Previous Current
Edition
Edition
FEDL6650FULL-04
Nov. 2001
–
–
Edition 4
60
41
99
60
41
99
Modified descriptions of CE and RCS.
Changed the part numbers of the ceramic
oscillator in Figure 14.2.
Changed the part numbers of the ceramic
oscillator in Figure 16.2.
FEDL6650FULL-05 Jan. 11, 2002
Delete product name of MSM66P54 due to
discontinuously
–
–
–
–
Delete the explanation about SDIP package of
MSM6650
FEDL6650FULL-06 May 30, 2002
Correct mistake words about Phrase Control
Table Function
–
–
125/126
FEDL6650FULL-06
OKI Semiconductor
MSM6650 Family
NOTICE
1. The information contained herein can change without notice owing to product and/or technical improvements.
Before using the product, please make sure that the information being referred to is up-to-date.
2. The outline of action and examples for application circuits described herein has been chosen as an
explanation for the standard action and performance of the product. When planning to use the product, please
ensure that the external conditions are reflected in the actual circuit, assembly, and program designs.
3. When designing your product, please use our product below the specified maximum ratings and within the
specified operating ranges including, but not limited to, operating voltage, power dissipation, and operating
temperature.
4. Oki assumes no responsibility or liability whatsoever for any failure or unusual or unexpected operation
resulting from misuse, neglect, improper installation, repair, alteration or accident, improper handling, or
unusual physical or electrical stress including, but not limited to, exposure to parameters beyond the specified
maximum ratings or operation outside the specified operating range.
5. Neither indemnity against nor license of a third party’s industrial and intellectual property right, etc. is
granted by us in connection with the use of the product and/or the information and drawings contained herein.
No responsibility is assumed by us for any infringement of a third party’s right that may result from the use
thereof.
6. The products listed in this document are intended for use in general electronics equipment for commercial
applications (e.g., office automation, communication equipment, measurement equipment, consumer
electronics, etc.). These products are not authorized for use in any system or application that requires special
or enhanced quality and reliability characteristics nor in any system or application where the failure of such
system or application may result in the loss or damage of property, or death or injury to humans.
Such applications include, but are not limited to, traffic and automotive equipment, safety devices, aerospace
equipment, nuclear power control, medical equipment, and life-support systems.
7. Certain products in this document may need government approval before they can be exported to particular
countries. The purchaser assumes the responsibility of determining the legality of export of these products
and will take appropriate and necessary steps at their own expense for these.
8. No part of the contents contained herein may be reprinted or reproduced without our prior permission.
Copyright 2002 Oki Electric Industry Co., Ltd.
126/126
相关型号：
MSM6653A
Internal Mask ROM Voice Synthesis IC, Internal One-Time-Programmable OTP ROM Voice Synthesis IC, External ROM Drive Voice Synthesis IC
OKI
MSM6653A-XXXRS
Speech Synthesizer, 31.2s, CMOS, PDIP18, 0.300 INCH, 2.54 MM PITCH, PLASTIC, DIP-18
OKI
MSM6654
Internal Mask ROM Voice Synthesis IC, Internal One-Time-Programmable OTP ROM Voice Synthesis IC, External ROM Drive Voice Synthesis IC
OKI
MSM6654-XXXGS-K
Speech Synthesizer, 63.8s, CMOS, PDSO24, 0.430 INCH, 1.27 MM PITCH, PLASTIC, SOP-24
OKI
MSM6654-XXXRS
Speech Synthesizer, 63.8s, CMOS, PDIP18, 0.300 INCH, 2.54 MM PITCH, PLASTIC, DIP-18
OKI
MSM6654A
Internal Mask ROM Voice Synthesis IC, Internal One-Time-Programmable OTP ROM Voice Synthesis IC, External ROM Drive Voice Synthesis IC
OKI
MSM6654A-XXXGS-K
Speech Synthesizer, 63.8s, CMOS, PDSO24, 0.430 INCH, 1.27 MM PITCH, PLASTIC, SOP-24
OKI
MSM6654A-XXXRS
Speech Synthesizer, 63.8s, CMOS, PDIP18, 0.300 INCH, 2.54 MM PITCH, PLASTIC, DIP-18
OKI
MSM6655
Internal Mask ROM Voice Synthesis IC, Internal One-Time-Programmable OTP ROM Voice Synthesis IC, External ROM Drive Voice Synthesis IC
OKI
MSM6655-XXXGS-K
Speech Synthesizer, 96.5s, CMOS, PDSO24, 0.430 INCH, 1.27 MM PITCH, PLASTIC, SOP-24
OKI
MSM6655-XXXRS
Speech Synthesizer, 96.5s, CMOS, PDIP18, 0.300 INCH, 2.54 MM PITCH, PLASTIC, DIP-18
OKI
MSM6655A
Internal Mask ROM Voice Synthesis IC, Internal One-Time-Programmable OTP ROM Voice Synthesis IC, External ROM Drive Voice Synthesis IC
OKI
©2020 ICPDF网 联系我们和版权申明