Electronic Components Datasheet Search
English 中文版
Manufacturer Upload
Part Name:
 
Description:
ADT7481ARMZ-1R7 Dual Channel Temperature Sensor and Overtemperature Alarm
Prototype PCB
Part No.:   ADT7481ARMZ-1R7
Download: Download   Right selection Save Target As
View Datasheet (Html)   No need to install PDF reader software
Description:   Dual Channel Temperature Sensor and Overtemperature Alarm
File Size :   253 K    
Page : 20 Pages
Logo:   
Maker   ONSEMI [ ON SEMICONDUCTOR ]http://www.onsemi.com
Buy Now :   
  ADT7481ARMZ-1R7 Datasheet PDF page 1 ADT7481ARMZ-1R7 Datasheet PDF page 2 ADT7481ARMZ-1R7 Datasheet PDF page 4 ADT7481ARMZ-1R7 Datasheet PDF page 5 ADT7481ARMZ-1R7 Datasheet PDF page 6 ADT7481ARMZ-1R7 Datasheet PDF page 7 ADT7481ARMZ-1R7 Datasheet PDF page 8 ADT7481ARMZ-1R7 Datasheet PDF page 9  
100%
ADT7481
PIN ASSIGNMENT
Pin No.
1
2
3
4
5
6
7
8
9
10
Mnemonic
V
DD
D1+
D1−
THERM
GND
D2−
D2+
ALERT/THERM2
SDATA
SCLK
Positive Supply, 3.0 V to 3.6 V.
Positive Connection to the Remote 1 Temperature Sensor.
Negative Connection to the Remote 1 Temperature Sensor.
Open−Drain Output. Requires pullup resistor. Signals overtemperature events, could be used to turn a
fan on/off, or throttle a CPU clock.
Supply Ground Connection.
Negative Connection to the Remote 2 Temperature Sensor.
Positive Connection to the Remote 2 Temperature Sensor.
Open−Drain Logic Output. Used as interrupt or SMBALERT. This may also be configured as a second
THERM output. Requires pullup resistor.
Logic Input/Output, SMBus Serial Data. Open−Drain Output. Requires pullup resistor.
Logic Input, SMBus Serial Clock. Requires pullup resistor.
Description
TIMING SPECIFICATIONS
(Note 1)
Parameter
f
SCLK
t
LOW
t
HIGH
t
R
t
F
t
SU; STA
t
HD; STA
(Note 2)
t
SU; DAT
(Note 3)
t
SU; STO
(Note 4)
t
BUF
1.
2.
3.
4.
Limit at T
MIN
and T
MAX
400
4.7
4.0
1.0
300
4.7
4.0
250
4.0
4.7
Unit
kHz max
ms
min
ms
min
ms
max
ns max
ms
min
ms
min
ns min
ms
min
ms
min
Clock low period, between 10% points
Clock high period, between 90% points
Clock/data rise time
Clock/data fall time
Start condition setup time
Start condition hold time
Data setup time
Stop condition setup time
Bus free time between stop and start conditions
Description
Guaranteed by design, not production tested.
Time from 10% of SDATA to 90% of SCLK.
Time for 10% or 90% of SDATA to 10% of SCLK.
Time for 90% of SCLK to 10% of SDATA.
t
LOW
SCLK
t
R
t
F
t
HD;STA
t
HD;STA
t
HD;DAT
SDATA
t
HIGH
t
SU;DAT
t
SU;STA
t
SU;STO
t
BUF
STOP START
START
STOP
Figure 2. Serial Bus Timing
http://onsemi.com
3
Home - IC Supply - Link
Copyright© 2001 - 2014 ICPDF All Rights Reserved ICPDF.COM

粤公网安备 44030402000629号


粤ICP备13051289号-7