CAT24WC66WA-GC [ONSEMI]
IC,SERIAL EEPROM,8KX8,CMOS,SOP,8PIN,PLASTIC;
| 型号： | CAT24WC66WA-GC |
| 厂家： | 
ONSEMI |
| 描述： | IC,SERIAL EEPROM,8KX8,CMOS,SOP,8PIN,PLASTIC 可编程只读存储器 电动程控只读存储器 电可擦编程只读存储器 |
| 文件： | 总13页 (文件大小：128K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
CAT24WC66
64K-bit I2C Serial EEPROM with Partial Array Write Protection
FEATURES
400kHz I2C Bus
DESCRIPTION
The CAT24WC66 is a 64K-bit Serial CMOS EEPROM
internally organized as 8192 words of 8 bits each.
Catalyst’s advanced CMOS technology substantially
reduces device power requirements. The CAT24WC66
features a 32-byte page write buffer. The device
operates via the I²C bus serial interface and is
available in 8-pin PDIP or 8-pin SOIC packages.
1.8V to 5.5V supply voltage range
Cascadable for up to eight devices
32-byte page write buffer
Self-timed write cycle with auto-clear
Schmitt trigger inputs for noise protection
Write protection
—
Top ¼ array protected when WP at VIH
1,000,000 program/erase cycles
100 year data retention
For Ordering Information details, see page 12.
Industrial and automotive temperature ranges
RoHS-compliant packages
PIN CONFIGURATION
FUNCTIONAL SYMBOL
V
CC
DIP Package (L)
SOIC Package (W, X)
1
2
3
4
8
7
6
5
1
2
3
4
8
7
6
5
A
V
A
A
A
V
CC
WP
0
CC
0
1
2
A
WP
1
SCL
A
SCL
SDA
SCL
SDA
2
V
V
SS
SS
A , A , A
CAT24CW66
SDA
2
1
0
WP
PIN FUNCTION
Pin Name Function
A0, A1, A2 Device Address Inputs
V
SS
SDA
SCL
WP
VCC
VSS
Serial Data/Address
Serial Clock
Write Protect
Power Supply
Ground
* Catalyst Semiconductor is licensed by Philips Corporation to carry
²
the I C Bus Protocol.
© 2008 SCILLC. All rights reserved
Characteristics subject to change without notice
1
Doc. No. MD-1037 Rev. K
CAT24WC66
ABSOLUTE MAXIMUM RATINGS
Parameters
Ratings
–55 to +125
–65 to +150
–2.0 to VCC + 2.0
–2.0 to 7.0
1.0
Units
ºC
ºC
V
Temperature Under Bias
Storage Temperature
Voltage on any Pin with Respect to Ground(2)
VCC with Respect to Ground
V
Package Power Dissipation Capability (TA = 25°C)
Lead Soldering Temperature (10 secs)
Output Short Circuit Current(3)
W
300
ºC
mA
100
REABILITY CHARACTERISTICS
Symbol
NEND(4)
TDR(4)
VZAP(4)
ILTH(4)(5)
Parameter
Reference Test Method
MIL-STD-883, Test Method 1033
MIL-STD-883, Test Method 1008
MIL-STD-883, Test Method 3015
JEDEC Standard 17
Min
Max
Units
Endurance
1,000,000
100
Cycles/Byte
Years
Data Retention
ESD Susceptibility
Latch-up
2000
Volts
100
mA
D.C. OPERATING CHARACTERISTICS
CC = 1.8V to 5.5V, unless otherwise specified.
V
Symbol
Parameter
Test Conditions
fSCL = 100kHz
Min
Typ
Max
Units
mA
µA
ICC
Power Supply Current
Standby Current (VCC = 5V)
Input Leakage Current
Output Leakage Current
Input Low Voltage
3
1
(6)
ISB
VIN = GND or VCC
VIN = GND to VCC
VOUT = GND to VCC
ILI
ILO
10
10
µA
µA
VIL
-1
VCC x 0.3
VCC + 0.5
0.4
V
V
V
V
VIH
Input High Voltage
VCC x 0.7
VOL1
VOL2
Output Low Voltage (VCC = +3.0V)
Output Low Voltage(VCC = +1.8V)
IOL = 3.0 mA
IOL = 1.5 mA
0.5
CAPACITANCE
TA = 25ºC, f = 1.0MHz, VCC = 5V
Symbol
Parameter
Conditions
Min
Typ
Max
8
Units
pF
(4)
CI/O
Input/Output Capacitance (SDA)
Input Capacitance (A0, A1, A2, SCL, WP)
VI/O = 0V
VIN = 0V
(4)
CIN
6
pF
Notes:
(1) Stresses above those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings
only, and functional operation of the device at these or any other conditions outside of those listed in the operational sections of this
specification is not implied. Exposure to any absolute maximum rating for extended periods may affect device performance and reliability.
(2) The minimum DC input voltage is –0.5V. During transitions, inputs may undershoot to –2.0V for periods of less than 20 ns. Maximum DC
voltage on output pins is VCC +0.5V, which may overshoot to VCC + 2.0V for periods of less than 20ns.
(3) Output shorted for no more than one second. No more than one output shorted at a time.
(4) This parameter is tested initially and after a design or process change that affects the parameter.
(5) Latch-up protection is provided for stresses up to 100 mA on address and data pins from –1V to VCC +1V.
(6) Maximum standby current (ISB) = 10µA for the Automotive and Extended Automotive temperature range.
Doc. No. MD-1037 Rev. K
2
© 2008 SCILLC. All rights reserved
Characteristics subject to change without notice
CAT24WC66
AC CHARACTERISTICS
VCC = 1.8V to 5.5V, unless otherwise specified. Output Load is 1TTL Gate and 100pF.
Memory Read & Write Cycle Limits
1.8V - 2.5V
Max
4.5V - 5.5V
Symbol Parameter
Units
Min
Min
Max
400
FSCL
TI(1)
Clock Frequency
100
200
3.5
kHz
Noise Suppression Time Constant at
SCL, SDA Inputs
200
1
ns
µs
µs
tAA
SCL Low to SDA Data Out and ACK Out
Time the Bus Must be Free Before a
New Transmission Can Start
(1)
tBUF
4.7
1.2
tHD:STA
tLOW
Start Condition Hold Time
Clock Low Period
4
4.7
4
0.6
1.2
0.6
µs
µs
µs
tHIGH
Clock High Period
Start Condition Setup Time
(for a Repeated Start Condition)
tSU:STA
4.7
0.6
µs
tHD:DAT
tSU:DAT
Data In Hold Time
0
0
ns
ns
µs
ns
µs
ns
Data In Setup Time
50
50
(1)
tR
SDA and SCL Rise Time
SDA and SCL Fall Time
Stop Condition Setup Time
Data Out Hold Time
1
0.3
(1)
tF
300
300
tSU:STO
tDH
4
0.6
100
100
Power-Up Timing (1) (2)
Symbol
tPUR
Parameter
Min
Typ
Max
1
Units
ms
Power-Up to Read Operation
Power-Up to Write Operation
tPUW
1
ms
Notes:
(1) This parameter is tested initially and after a design or process change that affects the parameter.
(2) tPUR and tPUW are the delays required from the time VCC is stable until the specified operation can be initiated.
Write Cycle Limits
Symbol
Parameter
Min
Typ
Max
Units
tWR
Write Cycle Time
10
ms
The write cycle time is the time from a valid stop
condition of a write sequence to the end of the internal
program/erase cycle. During the write cycle, the bus
interface circuits are disabled, SDA is allowed to
remain high, and the device does not respond to its
slave address.
© 2008 SCILLC. All rights reserved
Characteristics subject to change without notice
3
Doc. No. MD-1037 Rev. K
CAT24WC66
pin is an open drain output and can be wire-ORed
with other open drain or open collector outputs.
FUNCTIONAL DESCRIPTION
The CAT24WC66 supports the I2C Bus data transmission
protocol. This Inter-Integrated Circuit Bus protocol defines
any device that sends data to the bus to be a transmitter
and any device receiving data to be a receiver. The
transfer is controlled by the Master device which
generates the serial clock and all START and STOP
conditions for bus access. The CAT24WC66 operates as
a Slave device. Both the Master device and Slave device
can operate as either transmitter or receiver, but the
Master device controls which mode is activated.
A0, A1, A2: Device Address Inputs
These pins are hardwired or left unconnected (for
hardware compatibility with CAT24WC16). When
hardwired, up to eight CAT24WC66 devices may be
addressed on a single bus system (refer to Device
Addressing). When the pins are left unconnected, the
default values are zeros.
WP: Write Protect
This input, when tied to GND, allows write operations
to the entire memory. When this pin is tied to VCC, the
top 1/4 array of memory is write protected. When left
floating, memory is unprotected.
PIN DESCRIPTION
SCL: Serial Clock
The serial clock input clocks all data transferred into
or out of the device.
SDA: Serial Data/Address
The bidirectional serial data/address pin is used to
transfer all data into and out of the device. The SDA
Figure 1. Bus Timming
t
t
t
F
HIGH
R
t
t
LOW
LOW
SCL
t
t
HD:DAT
SU:STA
t
t
t
t
HD:STA
SU:DAT
SU:STO
SDA IN
BUF
t
t
DH
AA
SDA OUT
Figure 2. Write Cycle Timing
SCL
SDA
8TH BIT
BYTE n
ACK
t
WR
STOP
CONDITION
START
CONDITION
ADDRESS
Figure 3. Start/Stop Timing
SDA
SCL
START BIT
STOP BIT
Doc. No. MD-1037 Rev. K
4
© 2008 SCILLC. All rights reserved
Characteristics subject to change without notice
CAT24WC66
I2C BUS PROTOCOL
The features of the I2C bus protocol are defined as
whether a Read or Write operation is to be performed.
When this bit is set to 1, a Read operation is selected,
and when set to 0, a Write operation is selected.
follows:
After the Master sends a START condition and the
slave address byte, the CAT24WC66 monitors the
bus and responds with an acknowledge (on the SDA
line) when its address matches the transmitted slave
address. The CAT24WC66 then performs a Read or
(1) Data transfer may be initiated only when the bus
is not busy.
(2) During a data transfer, the data line must remain
stable whenever the clock line is high. Any
changes in the data line while the clock line is
high will be interpreted as a START or STOP
condition.
¯¯
Write operation depending on the state of the R/W bit.
Acknowledge
After a successful data transfer, each receiving device
is required to generate an acknowledge. The
Acknowledging device pulls down the SDA line during
the ninth clock cycle, signaling that it received the 8
bits of data.
START Condition
The START Condition precedes all commands to the
device, and is defined as a HIGH to LOW transition of
SDA when SCL is HIGH. The CAT24WC66 monitors
the SDA and SCL lines and will not respond until this
condition is met.
The CAT24WC66 responds with an acknowledge
after receiving a START condition and its slave
address. If the device has been selected along with a
write operation, it responds with an acknowledge after
receiving each 8-bit byte.
STOP Condition
A LOW to HIGH transition of SDA when SCL is HIGH
determines the STOP condition. All operations must
end with a STOP condition.
When the CAT24WC66 begins a READ mode it
transmits 8 bits of data, releases the SDA line, and
monitors the line for an acknowledge. Once it receives
this acknowledge, the CAT24WC66 will continue to
transmit data. If no acknowledge is sent by the
Master, the device terminates data transmission and
waits for a STOP condition. The master must then
issue a stop condition to return the CAT24WC66 to
the standby power mode and place the device in a
known state.
DEVICE ADDRESSING
The bus Master begins a transmission by sending a
START condition. The Master sends the address of
the particular slave device it is requesting. The four
most significant bits of the 8-bit slave address are
fixed as 1010 (Fig. 5). The next three bits (A2, A1,
A0) are the device address bits; up to eight 64K
devices may to be connected to the same bus. These
bits must compare to the hardwired input pins, A2, A1
and A0. The last bit of the slave address specifies
Figure 4. Acknowledge Timing
SCL FROM
MASTER
1
8
9
DATA OUTPUT
FROM TRANSMITTER
DATA OUTPUT
FROM RECEIVER
START
ACKNOWLEDGE
Figure 5. Slave Address Bits
1
0
1
0
A2
A1
A0
R/W
DEVICE ADDRESS
© 2008 SCILLC. All rights reserved
Characteristics subject to change without notice
5
Doc. No. MD-1037 Rev. K
CAT24WC66
‘wraps around’, and previously transmitted data will be
overwritten.
WRITE OPERATIONS
Byte Write
When all 32 bytes are received, and the STOP condition
has been sent by the Master, the internal programming
cycle begins. At this point, all received data is written to
the CAT24WC66 in a single write cycle.
In the Byte Write mode, the Master device sends the
START condition and the slave address information
¯¯
(with the R/W bit set to zero) to the Slave device.
After the Slave generates an acknowledge, the Master
sends two 8-bit address words that are to be written
into the address pointers of the CAT24WC66. After
receiving another acknowledge from the Slave, the
Master device transmits the data to be written into the
addressed memory location. The CAT24WC66
acknowledges once more and the Master generates
the STOP condition. At this time, the device begins
an internal programming cycle to nonvolatile memory.
While the cycle is in progress, the device will not
respond to any request from the Master device.
Acknowledge Polling
Disabling of the inputs can be used to take advantage
of the typical write cycle time. Once the stop condition
is issued to indicate the end of the host's write
operation, CAT24WC66 initiates the internal write
cycle. ACK polling can be initiated immediately. This
involves issuing the start condition followed by the
slave address for a write operation. If CAT24WC66 is
still busy with the write operation, no ACK will be
returned. If CAT24WC66 has completed the write
operation, an ACK will be returned and the host can
then proceed with the next read or write operation.
Page Write
The CAT24WC66 writes up to 32 bytes of data, in a
single write cycle, using the Page Write operation.
The page write operation is initiated in the same
manner as the byte write operation, however instead
of terminating after the initial byte is transmitted, the
Master is allowed to send up to 31 additional bytes.
After each byte has been transmitted, CAT24WC66
will respond with an acknowledge, and internally
increment the five low order address bits by one. The
high order bits remain unchanged.
WRITE PROTECTION
The Write Protection feature allows the user to protect
against inadvertent programming of the memory
array. If the WP pin is tied to VCC, the top 1/4 of the
memory array (locations 1800H to 1FFF) is protected
and becomes read only. The CAT24WC66 will accept
both slave and byte addresses, but the memory
location accessed is protected from programming by
the device’s failure to send an acknowledge after the
first byte of data is received.
If the Master transmits more than 32 bytes before
sending the STOP condition, the address counter
Figure 6. Byte Write Timing
S
T
A
R
T
S
T
O
P
BUS ACTIVITY:
MASTER
SLAVE
ADDRESS
BYTE ADDRESS
A
–A
A –A
DATA
15
8
7
0
SDA LINE
S
P
X X X
A
C
K
A
C
K
A
C
K
A
C
K
Figure 7. Page Write Timing
S
T
A
R
T
S
T
O
P
BUS ACTIVITY:
MASTER
SLAVE
ADDRESS
BYTE ADDRESS
–A A –A
0
A
15
DATA
DATA n
DATA n+31
8
7
SDA LINE
S
P
X X X
A
C
K
A
C
K
A
C
K
A
C
K
A
C
K
A
C
K
A
C
K
X= Don't care bit
Doc. No. MD-1037 Rev. K
6
© 2008 SCILLC. All rights reserved
Characteristics subject to change without notice
CAT24WC66
ledges, the Master device sends the START condition
READ OPERATIONS
¯¯
and the slave address again, this time with the R/W
The READ operation for the CAT24WC66 is initiated
in the same manner as the write operation with one
bit set to one. The CAT24WC66 then responds with
its acknowledge and sends the 8-bit byte requested.
The master device does not send an acknowledge but
will generate a STOP condition.
¯¯
exception, that R/W bit is set to one. Three different
READ operations are possible: Immediate/Current
Address READ, Selective/Random READ and Se–
quential READ.
Sequential Read
The Sequential READ operation can be initiated by
either the Immediate Address READ or Selective
READ operations. After the CAT24WC66 sends the
initial 8-bit byte requested, the Master will respond
with an acknowledge which tells the device it requires
more data. The CAT24WC66 will continue to output
an 8-bit byte for each acknowledge sent by the
Master. The operation will terminate when the Master
fails to respond with an acknowledge, thus sending
the STOP condition.
Immediate/Current Address Read
The CAT24WC66’s address counter contains the
address of the last byte accessed, incremented by
one. In other words, if the last READ or WRITE
access was to address N, the READ immediately
following would access data from address N+1. If N=E
(where E=8191), then the counter will ‘wrap around’ to
address 0 and continue to clock out data. After the
CAT24WC66 receives its slave address information
¯¯
(with the R/W bit set to one), it issues an
acknowledge, then transmits the 8 bit byte requested.
The master device does not send an acknowledge,
but will generate a STOP condition.
The data being transmitted from CAT24WC66 is
outputted sequentially with data from address N
followed by data from address N+1. The READ
operation address counter increments all of the
CAT24WC66 address bits so that the entire memory
array can be read during one operation. If more than
E (where E=8191) bytes are read out, the counter will
‘wrap around’ and continue to clock out data bytes.
Selective/Random Read
Selective/Random READ operations allow the Master
device to select at random any memory location for a
READ operation. The Master device first performs a
‘dummy’ write operation by sending the START
condition, slave address and byte addresses of the
location it wishes to read. After CAT24WC66 acknow-
Figure 8. Immediate Address Read Timing
S
T
A
R
T
S
T
O
P
BUS ACTIVITY:
MASTER
SLAVE
ADDRESS
DATA
SDA LINE
S
P
A
C
K
N
O
A
C
K
SCL
SDA
8
9
8TH BIT
DATA OUT
NO ACK
STOP
© 2008 SCILLC. All rights reserved
Characteristics subject to change without notice
7
Doc. No. MD-1037 Rev. K
CAT24WC66
Figure 9. Selective Read Timing
S
T
A
R
T
S
T
A
R
T
S
T
O
P
BUS ACTIVITY:
MASTER
SLAVE
ADDRESS
BYTE ADDRESS
–A A –A
0
SLAVE
ADDRESS
A
DATA
15
8
7
SDA LINE
S
S
P
X X X
A
C
K
A
C
K
A
C
K
A
C
K
N
O
A
C
K
X= Don't care bit
Figure 10. Sequential Read Timing
S
T
O
P
BUS ACTIVITY:
MASTER
SLAVE
ADDRESS
DATA n
DATA n+1
DATA n+2
DATA n+x
SDA LINE
P
A
C
K
A
C
K
A
C
K
A
C
K
N
O
A
C
K
Doc. No. MD-1037 Rev. K
8
© 2008 SCILLC. All rights reserved
Characteristics subject to change without notice
CAT24WC66
PACKAGE OUTLINE DRAWINGS
PDIP 8-Lead 300 mil (L) (1)(2)
SYMBOL
MIN
NOM
MAX
A
A1
A2
b
5.33
0.38
2.92
0.36
1.14
0.20
9.02
7.62
3.30
0.46
4.95
0.56
1.78
0.36
10.16
8.25
b2
c
1.52
E1
0.25
D
9.27
E
7.87
e
2.54 BSC
6.35
E1
eB
L
6.10
7.87
2.92
7.11
10.92
3.80
PIN # 1
IDENTIFICATION
3.30
D
TOP VIEW
E
A2
A1
A
L
c
b2
eB
e
b
SIDE VIEW
END VIEW
For current Tape and Reel information, download the PDF file from:
http://www.catsemi.com/documents/tapeandreel.pdf
Notes:
(1) All dimensions are in millimeters.
(2) Complies with JEDEC MS001.
© 2008 SCILLC. All rights reserved
Characteristics subject to change without notice
9
Doc. No. MD-1037 Rev. K
CAT24WC66
SOIC 8-Lead 150 mil (W) (1)(2)
SYMBOL
MIN
NOM
MAX
1.75
0.25
0.51
0.25
5.00
6.20
4.00
A
A1
b
1.35
0.10
0.33
0.19
4.80
5.80
3.80
c
E1
E
D
E
E1
e
1.27 BSC
h
0.25
0.40
0º
0.50
1.27
8º
L
PIN # 1
IDENTIFICATION
θ
TOP VIEW
D
h
A1
θ
A
c
e
b
L
SIDE VIEW
END VIEW
For current Tape and Reel information, download the PDF file from:
http://www.catsemi.com/documents/tapeandreel.pdf
Notes:
(1) All dimensions are in millimeters. Angles in degrees.
(2) Complies with JEDEC MS-012.
Doc. No. MD-1037 Rev. K
10
© 2008 SCILLC. All rights reserved
Characteristics subject to change without notice
CAT24WC66
SOIC 8-Lead 208 mil (X) (1)(2)
SYMBOL
MIN
NOM
MAX
A
A1
b
2.03
0.25
0.48
0.25
5.33
8.26
5.38
0.05
0.36
0.19
5.13
7.75
5.13
c
E
E1
D
E
E1
e
1.27 BSC
L
0.51
0º
0.76
8º
θ
PIN#1 IDENTIFICATION
TOP VIEW
D
A
θ
L
e
b
A1
c
SIDE VIEW
END VIEW
Notes:
(1) All dimensions in millimeters. Angles in degrees.
(2) Compliant with EIAJ specification EDR-7320.
© 2008 SCILLC. All rights reserved
Characteristics subject to change without notice
11
Doc. No. MD-1037 Rev. K
CAT24WC66
EXAMPLE OF ORDERING INFORMATION (1)
Prefix
Device # Suffix
CAT 24WC66
W
I
-1.8 –
G
T3
Rev C(4)
Temperature Range
Lead Finish
Blank: Matte-Tin
G: NiPdAu
Die Revision
24WC66: C
Company ID
I = Industrial (-40ºC to 85ºC)
A = Automotive (-40ºC to 105ºC)
E = Extended (-40ºC to 125ºC)
Product Number
24WC66
Tape & Reel
T: Tape & Reel
2: 2000/Reel(5)
3: 3000/Reel
Package
L: PDIP
Operating Voltage
Blank: VCC = 2.5V to 5.5V
1.8: VCC = 1.8V to 5.5V
W: SOIC, JEDEC
X: SOIC, EIAJ(5)
Notes:
(1) All packages are RoHS-compliant (Lead-free, Halogen-free).
(2) The standard lead finish is NiPdAu.
(3) The device used in the above example is a CAT24W66WI-1.8–GT3 (SOIC, Industrial Temperature, 1.8 to 5.5V Operating Voltage,
NiPdAu, Tape & Reel).
(4) Product die revision letter is marked on top of the package as a suffix to the production date code (e.g. AYWWC). For additional
information, please contact your ON Semiconductor sales office.
(5) For SOIC, EIAJ (X) package the standard lead finish is Matte-Tin. This package is available in 2000 pcs/reel, i.e. CAT24WC66XI-T2.
(6) For additional package and temperature options, please contact your nearest ON Semiconductor sales office.
© 2008 SCILLC. All rights reserved
Characteristics subject to change without notice
12
Doc. No. MD-1037 Rev. K
CAT24WC66
REVISION HISTORY
Date
Rev. Description
4-Mar-04
D
Added Commercial temp range in all areas
Update Pin Configuration
3-Apr-04
E
Update Ordering Information
Eliminate data sheet designation
22-Jul-04
3-Aug-04
10-Mar-05
F
G
H
Added Die Revision to Ordering Information
Update Features
Update DC Operating Characteristics table & notes
Update Ordering Information
Update Pin Configuration
Update DC Operating Characteristics
Update AC Characteristics
Update Figure 5, 6 and 7
7-Nov-06
I
Added Package Outlines
Update Example of Ordering Information
10-Nov-06
27-Oct-08
J
Update 8-Lead 300 Mil Wide Plastic DIP (L) Package Outline
Add MD- in front of Document Number
Update Package Outline Drawings
K
Change logo and fine print to ON Semiconductor
ON Semiconductor and
are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to
any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability
arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages.
“Typical” parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All
operating parameters, including “Typicals” must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights
nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications
intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer
purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and
distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated
with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal
Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.
PUBLICATION ORDERING INFORMATION
LITERATURE FULFILLMENT:
N. American Technical Support: 800-282-9855 Toll Free
USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421 33 790 2910
Japan Customer Focus Center:
Phone: 81-3-5773-3850
ON Semiconductor Website: www.onsemi.com
Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA
Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada
Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada
Email: orderlit@onsemi.com
Order Literature: http://www.onsemi.com/orderlit
For additional information, please contact your local
Sales Representative
© 2008 SCILLC. All rights reserved.
Characteristics subject to change without notice
13
Doc. No. MD-1037 Rev. K
相关型号：
CAT24WC66WAT3
IC 8K X 8 I2C/2-WIRE SERIAL EEPROM, PDSO8, 0.150 INCH, HALOGEN, BFR FREE AND ROHS COMPLIANT, MS-012, SOIC-8, Programmable ROM
ONSEMI
©2020 ICPDF网 联系我们和版权申明