CAT25160 [ONSEMI]
8-Kb and 16-Kb SPI Serial CMOS EEPROM; 8 KB和16 KB的SPI串行EEPROM CMOS型号: | CAT25160 |
厂家: | ONSEMI |
描述: | 8-Kb and 16-Kb SPI Serial CMOS EEPROM |
文件: | 总19页 (文件大小:188K) |
中文: | 中文翻译 | 下载: | 下载PDF数据表文档文件 |
CAT25080, CAT25160
8-Kb and 16-Kb SPI Serial
CMOS EEPROM
Description
The CAT25080/25160 are 8−Kb/16−Kb Serial CMOS EEPROM
devices internally organized as 1024x8/2048x8 bits. They feature a
32−byte page write buffer and support the Serial Peripheral Interface
(SPI) protocol. The device is enabled through a Chip Select (CS)
input. In addition, the required bus signals are a clock input (SCK),
data input (SI) and data output (SO) lines. The HOLD input may be
used to pause any serial communication with the CAT25080/25160
device. These devices feature software and hardware write protection,
including partial as well as full array protection.
http://onsemi.com
SOIC−8
V SUFFIX
CASE 751BD
UDFN−8
HU2 SUFFIX
CASE 517AW
TDFN−8*
VP2 SUFFIX
CASE 511AK
Features
• 20 MHz SPI (5 V) Compatible
• 1.8 V to 5.5 V Supply Voltage Range
• SPI Modes (0,0) & (1,1)
PDIP−8
L SUFFIX
CASE 646AA
TSSOP−8
Y SUFFIX
CASE 948AL
UDFN−8
HU4 SUFFIX
CASE 517AZ
• 32−byte Page Write Buffer
• Self−timed Write Cycle
• Hardware and Software Protection
• Block Write Protection
PIN CONFIGURATION
− Protect 1/4, 1/2 or Entire EEPROM Array
• Low Power CMOS Technology
• 1,000,000 Program/Erase Cycles
• 100 Year Data Retention
1
CS
SO
WP
V
CC
HOLD
SCK
SI
V
SS
• Industrial and Extended Temperature Range
• 8−lead PDIP, SOIC, TSSOP and 8−pad TDFN, UDFN Packages
• These Devices are Pb−Free, Halogen Free/BFR Free, and RoHS
Compliant
PDIP (L), SOIC (V), TSSOP (Y),
TDFN* (VP2), UDFN (HU2, HU4)
* Not recommended for new designs
V
PIN FUNCTION
CC
†
Pin Name
Function
Chip Select
SI
CS
SO
WP
CS
CAT25080
CAT25160
Serial Data Output
Write Protect
SO
WP
HOLD
SCK
V
Ground
SS
SI
Serial Data Input
Serial Clock
SCK
V
SS
HOLD
Hold Transmission Input
Power Supply
Figure 1. Functional Symbol
V
CC
†The exposed pad for the TDFN/UDFN packages can
be left floating or connected to Ground.
ORDERING INFORMATION
See detailed ordering and shipping information in the package
dimensions section on page 18 of this data sheet.
© Semiconductor Components Industries, LLC, 2012
1
Publication Order Number:
August, 2012 − Rev. 8
CAT25080/D
CAT25080, CAT25160
Table 1. ABSOLUTE MAXIMUM RATINGS
Parameters
Ratings
Units
°C
Operating Temperature
−45 to +130
−65 to +150
Storage Temperature
°C
Voltage on any Pin with Respect to Ground (Note 1)
−0.5 to V + 0.5
V
CC
Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the
Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect
device reliability.
1. The DC input voltage on any pin should not be lower than −0.5 V or higher than V + 0.5 V. During transitions, the voltage on any pin may
CC
undershoot to no less than −1.5 V or overshoot to no more than V + 1.5 V, for periods of less than 20 ns.
CC
Table 2. RELIABILITY CHARACTERISTICS (Note 2)
Symbol
(Note 3)
Parameter
Min
1,000,000
100
Units
Program / Erase Cycles
Years
N
Endurance
END
T
DR
Data Retention
2. These parameters are tested initially and after a design or process change that affects the parameter according to appropriate AEC−Q100
and JEDEC test methods.
3. Page Mode, V = 5 V, 25°C.
CC
Table 3. D.C. OPERATING CHARACTERISTICS
(V = 1.8 V to 5.5 V, T = −40°C to +85°C and V = 2.5 V to 5.5 V, T = −40°C to +125°C unless otherwise specified.)
CC
A
CC
A
Symbol
Parameter
Test Conditions
Min
Max
Units
mA
I
Supply Current
Read, Write, V = 5.0 V,
10 MHz / −40°C to +85°C
5 MHz / −40°C to +125°C
2
2
2
CC
CC
SO open
mA
I
I
Standby Current
Standby Current
V
= GND or V , CS = V
,
,
mA
SB1
IN
CC
CC
CC
WP = V , V = 5.0 V
CC
V
= GND or V , CS = V
T = −40°C to +85°C
A
4
5
2
1
2
mA
mA
mA
mA
mA
V
SB2
IN
CC
CC
CC
WP = GND, V = 5.0 V
T = −40°C to +125°C
A
I
L
Input Leakage Current
V
= GND or V
CC
−2
−1
IN
I
LO
Output Leakage
Current
CS = V
OUT
,
T = −40°C to +85°C
A
CC
V
= GND or V
CC
T = −40°C to +125°C
A
−1
V
Input Low Voltage
Input High Voltage
Output Low Voltage
Output High Voltage
Output Low Voltage
Output High Voltage
−0.5
0.3 V
CC
IL
V
0.7 V
V + 0.5
CC
V
IH
CC
V
V
V
V
V
> 2.5 V, I = 3.0 mA
0.4
V
OL1
OH1
CC
CC
CC
CC
OL
V
> 2.5 V, I = −1.6 mA
V
V
− 0.8 V
− 0.2 V
V
OH
CC
CC
V
> 1.8 V, I = 150 mA
0.2
V
OL2
OH2
OL
V
> 1.8 V, I = −100 mA
V
OH
Table 4. PIN CAPACITANCE (Note 2) (T = 25°C, f = 1.0 MHz, V = +5.0 V)
A
CC
Symbol
Test
Conditions
= 0 V
Min
Typ
Max
Units
pF
C
OUT
Output Capacitance (SO)
Input Capacitance (CS, SCK, SI, WP, HOLD)
V
8
8
OUT
C
IN
V
= 0 V
IN
pF
http://onsemi.com
2
CAT25080, CAT25160
Table 5. A.C. CHARACTERISTICS − Mature Product
(T = −40°C to +85°C (Industrial) and T = −40°C to +125°C (Extended)) (Notes 4, 7)
A
A
V
= 2.5 V − 5.5 V
CC
T
= −405C to +855C
V
= 1.8 V − 5.5 V
A
CC
Min
DC
40
Max
Min
DC
20
Max
Symbol
Parameter
Units
MHz
ns
f
Clock Frequency
Data Setup Time
Data Hold Time
SCK High Time
SCK Low Time
5
10
SCK
t
SU
t
H
40
20
ns
t
75
40
ns
WH
t
75
40
ns
WL
t
HOLD to Output Low Z
Input Rise Time
50
2
25
2
ns
LZ
t
RI
(Note 5)
(Note 5)
ms
t
FI
Input Fall Time
2
2
ms
t
t
HOLD Setup Time
HOLD Hold Time
Output Valid from Clock Low
Output Hold Time
Output Disable Time
HOLD to Output High Z
CS High Time
0
0
ns
HD
CD
10
10
ns
t
V
75
40
ns
t
0
0
ns
HO
t
50
20
25
ns
DIS
t
100
ns
HZ
t
50
20
20
15
20
15
15
10
60
ns
CS
t
CS Setup Time
ns
CSS
CSH
CNS
CNH
WPS
WPH
t
t
CS Hold Time
30
ns
CS Inactive Setup Time
CS Inactive Hold Time
WP Setup Time
20
ns
t
20
ns
t
10
ns
t
WP Hold Time
100
ns
t
(Note 6)
Write Cycle Time
5
5
ms
WC
4. AC Test Conditions:
Input Pulse Voltages: 0.3 V to 0.7 V
CC
CC
Input rise and fall times: ≤ 10 ns
Input and output reference voltages: 0.5 V
CC
Output load: current source I
/I
; C = 50 pF
OL max OH max L
5. This parameter is tested initially and after a design or process change that affects the parameter.
6. t is the time from the rising edge of CS after a valid write sequence to the end of the internal write cycle.
WC
7. All Chip Select (CS) timing parameters are defined relative to the positive clock edge (Figure 2). t
timing specification is valid
CSH
for die revision C and higher. The die revision C is identified by letter “C” or a dedicated marking code on top of the package. For
previous product revision (Rev. B) the t
is defined relative to the negative clock edge.
CSH
Table 6. POWER−UP TIMING (Notes 5, 8)
Symbol
Parameter
Max
1
Units
ms
t
Power−up to Read Operation
Power−up to Write Operation
PUR
t
1
ms
PUW
8. t
and t
are the delays required from the time V is stable until the specified operation can be initiated.
PUR
PUW
CC
http://onsemi.com
3
CAT25080, CAT25160
Table 7. A.C. CHARACTERISTICS – New Product (Rev D)
(T = −40°C to +85°C (Industrial) and T = −40°C to +125°C (Extended), unless otherwise specified.) (Note 9)
A
A
V
= 1.8 V − 5.5 V
V
= 2.5 V − 5.5 V
V
= 4.5 V − 5.5 V
CC
CC
CC
−405C to +855C
−405C to +1255C
−405C to +855C
Min
DC
20
Max
Min
DC
10
Max
Min
DC
5
Max
Symbol
Parameter
Units
MHz
ns
f
Clock Frequency
5
10
20
SCK
t
Data Setup Time
Data Hold Time
SU
t
H
20
10
5
ns
t
SCK High Time
75
40
20
20
ns
WH
t
SCK Low Time
75
40
ns
WL
t
HOLD to Output Low Z
Input Rise Time
50
2
25
2
25
2
ns
LZ
t
RI
(Note 10)
(Note 10)
ms
t
FI
Input Fall Time
2
2
2
ms
t
HOLD Setup Time
HOLD Hold Time
Output Valid from Clock Low
Output Hold Time
Output Disable Time
HOLD to Output High Z
CS High Time
0
0
0
5
ns
HD
CD
t
10
10
ns
t
V
70
35
20
ns
t
0
0
0
ns
HO
t
50
20
25
20
25
ns
DIS
t
100
ns
HZ
t
80
30
30
20
20
10
10
40
30
30
20
20
10
10
20
15
20
15
15
10
10
ns
CS
t
CS Setup Time
ns
CSS
CSH
CNS
CNH
WPS
WPH
t
t
CS Hold Time
ns
CS Inactive Setup Time
CS Inactive Hold Time
WP Setup Time
ns
t
ns
t
ns
t
WP Hold Time
ns
t
(Note 12)
Write Cycle Time
5
5
5
ms
WC
Table 8. POWER−UP TIMING (Notes 10, 11)
Symbol
Parameter
Min
0.1
0.1
Max
1
Units
ms
t
Power−up to Read Operation
Power−up to Write Operation
PUR
t
1
ms
PUW
9. AC Test Conditions:
Input Pulse Voltages: 0.3 V to 0.7 V
CC
CC
Input rise and fall times: ≤ 10 ns
Input and output reference voltages: 0.5 V
CC
Output load: current source I
/I
; C = 30 pF
OL max OH max L
10.This parameter is tested initially and after a design or process change that affects the parameter.
11. t
12.t
and t
are the delays required from the time V is stable at the operating voltage until the specified operation can be initiated.
PUR
WC
PUW CC
is the time from the rising edge of CS after a valid write sequence to the end of the internal write cycle.
http://onsemi.com
4
CAT25080, CAT25160
Pin Description
When not used for pausing, the HOLD input should be tied
to V , either directly or through a resistor.
CC
SI: The serial data input pin accepts op−codes, addresses
and data. In SPI modes (0,0) and (1,1) input data is latched
on the rising edge of the SCK clock input.
Functional Description
The CAT25080/160 devices support the Serial Peripheral
Interface (SPI) bus protocol, modes (0,0) and (1,1). The
device contains an 8−bit instruction register. The instruction
set and associated op−codes are listed in Table 9.
Reading data stored in the CAT25080/160 is
accomplished by simply providing the READ command and
an address. Writing to the CAT25080/160, in addition to a
WRITE command, address and data, also requires enabling
the device for writing by first setting certain bits in a Status
Register, as will be explained later.
After a high to low transition on the CS input pin, the
CAT25080/160 will accept any one of the six instruction
op−codes listed in Table 9 and will ignore all other possible
8−bit combinations. The communication protocol follows
the timing from Figure 2.
SO: The serial data output pin is used to transfer data out of
the device. In SPI modes (0,0) and (1,1) data is shifted out
on the falling edge of the SCK clock.
SCK: The serial clock input pin accepts the clock provided
by the host and used for synchronizing communication
between host and CAT25080/160.
CS: The chip select input pin is used to enable/disable the
CAT25080/160. When CS is high, the SO output is tri−stated
(high impedance) and the device is in Standby Mode (unless
an internal write operation is in progress). Every
communication session between host and CAT25080/160
must be preceded by a high to low transition and concluded
with a low to high transition of the CS input.
WP: The write protect input pin will allow all write
operations to the device when held high. When WP pin is
tied low and the WPEN bit in the Status Register (refer to
Status Register description, later in this Data Sheet) is set to
“1”, writing to the Status Register is disabled.
Table 9. INSTRUCTION SET
Instruction
WREN
WRDI
Opcode
0000 0110
0000 0100
0000 0101
0000 0001
0000 0011
0000 0010
Operation
Enable Write Operations
Disable Write Operations
Read Status Register
Write Status Register
Read Data from Memory
Write Data to Memory
HOLD: The HOLD input pin is used to pause transmission
between host and CAT25080/160, without having to
retransmit the entire sequence at a later time. To pause,
HOLD must be taken low and to resume it must be taken
back high, with the SCK input low during both transitions.
RDSR
WRSR
READ
WRITE
t
CS
CS
t
t
t
WL
CSS
WH
t
t
t
CNS
CNH
CSH
SCK
SI
t
H
t
RI
t
FI
t
SU
VALID
IN
t
V
t
V
t
DIS
t
HO
HI−Z
HI−Z
VALID
OUT
SO
Figure 2. Synchronous Data Timing
Status Register
The Status Register, as shown in Table 10, contains a
number of status and control bits.
Write Enable state and when set to 0, the device is in a Write
Disable state.
The RDY (Ready) bit indicates whether the device is busy
with a write operation. This bit is automatically set to 1 during
an internal write cycle, and reset to 0 when the device is ready
to accept commands. For the host, this bit is read only.
The WEL (Write Enable Latch) bit is set/reset by the
WREN/WRDI commands. When set to 1, the device is in a
The BP0 and BP1 (Block Protect) bits determine which
blocks are currently write protected. They are set by the user
with the WRSR command and are non−volatile. The user is
allowed to protect a quarter, one half or the entire memory,
by setting these bits according to Table 11. The protected
blocks then become read−only.
http://onsemi.com
5
CAT25080, CAT25160
Table 10. STATUS REGISTER
7
6
0
5
0
4
0
3
2
1
0
WPEN
BP1
BP0
WEL
RDY
Table 11. BLOCK PROTECTION BITS
Status Register Bits
BP1
0
BP0
0
Array Address Protected
Protection
None
No Protection
0
1
25080: 0300−03FF
25160: 0600−07FF
Quarter Array Protection
Half Array Protection
Full Array Protection
1
1
0
1
25080: 0200−03FF
25160: 0400−07FF
25080: 0000−03FF
25160: 0000−07FF
Table 12. WRITE PROTECT CONDITIONS
WPEN
WP
X
WEL
Protected Blocks
Protected
Unprotected Blocks
Protected
Status Register
Protected
Writable
0
0
1
1
X
X
0
1
0
1
0
1
X
Protected
Writable
Low
Low
High
High
Protected
Protected
Protected
Protected
Protected
Writable
Protected
Writable
Protected
Protected
Protected
Writable
http://onsemi.com
6
CAT25080, CAT25160
WRITE OPERATIONS
The CAT25080/160 device powers up into a write disable
instruction to the CAT25080/160. Care must be taken to take
the CS input high after the WREN instruction, as otherwise
the Write Enable Latch will not be properly set. WREN
timing is illustrated in Figure 3. The WREN instruction must
be sent prior to any WRITE or WRSR instruction.
The internal write enable latch is reset by sending the
WRDI instruction as shown in Figure 4. Disabling write
operations by resetting the WEL bit, will protect the device
against inadvertent writes.
state. The device contains a Write Enable Latch (WEL)
which must be set before attempting to write to the memory
array or to the status register. In addition, the address of the
memory location(s) to be written must be outside the
protected area, as defined by BP0 and BP1 bits from the
status register.
Write Enable and Write Disable
The internal Write Enable Latch and the corresponding
Status Register WEL bit are set by sending the WREN
CS
SCK
1
1
0
SI
0
0
0
0
0
HIGH IMPEDANCE
SO
Dashed Line = mode (1, 1)
Figure 3. WREN Timing
CS
SCK
1
0
0
SI
0
0
0
0
0
HIGH IMPEDANCE
SO
Dashed Line = mode (1, 1)
Figure 4. WRDI Timing
http://onsemi.com
7
CAT25080, CAT25160
Byte Write
Page Write
Once the WEL bit is set, the user may execute a write
sequence, by sending a WRITE instruction, a 16−bit address
and data as shown in Figure 5. Only 10 significant address
bits are used by the CAT25080 and 11 by the CAT25160. The
rest are don’t care bits, as shown in Table 13. Internal
programming will start after the low to high CS transition.
During an internal write cycle, all commands, except for
RDSR (Read Status Register) will be ignored. The RDY bit
will indicate if the internal write cycle is in progress (RDY
high), or the device is ready to accept commands (RDY
low).
After sending the first data byte to the CAT25080/160, the
host may continue sending data, up to a total of 32 bytes,
according to timing shown in Figure 6. After each data byte,
the lower order address bits are automatically incremented,
while the higher order address bits (page address) remain
unchanged. If during this process the end of page is
exceeded, then loading will “roll over” to the first byte in the
page, thus possibly overwriting previously loaded data.
Following completion of the write cycle, the CAT25080/160
is automatically returned to the write disable state.
Table 13. BYTE ADDRESS
Device
Address Significant Bits
A9 − A0
Address Don’t Care Bits
A15 − A10
# Address Clock Pulse
CAT25080
CAT25160
16
16
A10 − A0
A15 − A11
CS
0
1
2
3
4
5
6
7
8
21 22 23 24 25 26 27 28 29 30 31
SCK
OPCODE
DATA IN
BYTE ADDRESS*
D7 D6 D5 D4 D3 D2 D1 D0
SI
0
0
0
0
0
0
1
0
A
A
0
N
HIGH IMPEDANCE
Dashed Line = mode (1, 1)
SO
* Please check the Byte Address Table (Table 13)
Figure 5. Byte WRITE Timing
CS
24+(N−1)x8−1 .. 24+(N−1)x8
0
1
2
3
4
5
6
7
8
21 22 23
32−39
24−31
24+Nx8−1
SCK
SI
Data Byte N
7..1
BYTE ADDRESS*
A
OPCODE
DATA IN
A
0
0
0
0
0
0
1
0
N
0
0
Data Data Data
Byte 1 Byte 2 Byte 3
HIGH IMPEDANCE
SO
Dashed Line = mode (1, 1)
* Please check the Byte Address Table (Table 13)
Figure 6. Page WRITE Timing
http://onsemi.com
8
CAT25080, CAT25160
Write Status Register
Write Protection
The Status Register is written by sending a WRSR
instruction according to timing shown in Figure 7. Only bits
2, 3 and 7 can be written using the WRSR command.
The Write Protect (WP) pin can be used to protect the
Block Protect bits BP0 and BP1 against being inadvertently
altered. When WP is low and the WPEN bit is set to “1”,
write operations to the Status Register are inhibited. WP
going low while CS is still low will interrupt a write to the
status register. If the internal write cycle has already been
initiated, WP going low will have no effect on any write
operation to the Status Register. The WP pin function is
blocked when the WPEN bit is set to “0”. The WP input
timing is shown in Figure 8.
CS
0
1
2
3
4
5
6
7
1
8
9
6
10
5
11
4
12
13
2
14
1
15
0
SCK
SI
OPCODE
0
DATA IN
3
0
0
0
0
0
0
7
MSB
HIGH IMPEDANCE
Dashed Line = mode (1, 1)
SO
Figure 7. WRSR Timing
t
t
WPH
WPS
CS
SCK
WP
WP
Dashed Line = mode (1, 1)
Figure 8. WP Timing
http://onsemi.com
9
CAT25080, CAT25160
READ OPERATIONS
Read from Memory Array
Read Status Register
To read from memory, the host sends a READ instruction
followed by a 16−bit address (see Table 13 for the number
of significant address bits).
To read the status register, the host simply sends a RDSR
command. After receiving the last bit of the command, the
CAT25080/160 will shift out the contents of the status
register on the SO pin (Figure 10). The status register may
be read at any time, including during an internal write cycle.
While the internal write cycle is in progress, the RDSR
command will output the full content of the status register
(New product, Rev. D) or the RDY (Ready) bit only (i.e.,
data out = FFh) for previous product revision C (Mature
product). For easy detection of the internal write cycle
completion, both during writing to the memory array and to
the status register, we recommend sampling the RDY bit
only through the polling routine. After detecting the RDY bit
“0”, the next RDSR instruction will always output the
expected content of the status register.
After receiving the last address bit, the CAT25080/160
will respond by shifting out data on the SO pin (as shown in
Figure 9). Sequentially stored data can be read out by simply
continuing to run the clock. The internal address pointer is
automatically incremented to the next higher address as data
is shifted out. After reaching the highest memory address,
the address counter “rolls over” to the lowest memory
address, and the read cycle can be continued indefinitely.
The read operation is terminated by taking CS high.
CS
20 21 22 23 24 25 26 27 28 29 30
0
1
2
3
4
5
6
7
8
9
10
SCK
SI
OPCODE
BYTE ADDRESS*
A
A
0
0
0
0
0
0
0
1
1
N
DATA OUT
HIGH IMPEDANCE
SO
7
6
5
4
3
2
1
0
Dashed Line = mode (1, 1)
* Please check the Byte Address Table (Table 13)
MSB
Figure 9. READ Timing
CS
0
1
2
3
4
5
1
6
0
7
1
8
9
10
11
12
13
14
SCK
OPCODE
0
0
0
0
0
SI
DATA OUT
3
HIGH IMPEDANCE
Dashed Line = mode (1, 1)
5
7
6
4
2
1
0
SO
MSB
Figure 10. RDSR Timing
http://onsemi.com
10
CAT25080, CAT25160
Hold Operation
below the POR trigger level. This bi−directional POR
behavior protects the device against ‘brown−out’ failure
following a temporary loss of power.
The CAT25080/160 device powers up in a write disable
state and in a low power standby mode. A WREN instruction
must be issued prior to any writes to the device.
After power up, the CS pin must be brought low to enter
a ready state and receive an instruction. After a successful
byte/page write or status register write, the device goes into
a write disable mode. The CS input must be set high after the
proper number of clock cycles to start the internal write
cycle. Access to the memory array during an internal write
cycle is ignored and programming is continued. Any invalid
op−code will be ignored and the serial output pin (SO) will
remain in the high impedance state.
The HOLD input can be used to pause communication
between host and CAT25080/160. To pause, HOLD must be
taken low while SCK is low (Figure 11). During the hold
condition the device must remain selected (CS low). During
the pause, the data output pin (SO) is tri−stated (high
impedance) and SI transitions are ignored. To resume
communication, HOLD must be taken high while SCK is low.
Design Considerations
The CAT25080/160 devices incorporate Power−On Reset
(POR) circuitry which protects the internal logic against
powering up in the wrong state. The device will power up
into Standby mode after VCC exceeds the POR trigger level
and will power down into Reset mode when VCC drops
CS
t
t
CD
CD
SCK
t
HD
t
HD
HOLD
SO
t
HZ
HIGH IMPEDANCE
t
LZ
Dashed Line = mode (1, 1)
Figure 11. HOLD Timing
http://onsemi.com
11
CAT25080, CAT25160
PACKAGE DIMENSIONS
PDIP−8, 300 mils
CASE 646AA−01
ISSUE A
SYMBOL
MIN
NOM
MAX
A
5.33
A1
A2
b
0.38
2.92
0.36
3.30
0.46
1.52
0.25
9.27
4.95
0.56
1.78
0.36
10.16
b2
c
1.14
0.20
9.02
E1
D
E
E1
e
7.62
6.10
7.87
6.35
8.25
7.11
2.54 BSC
7.87
2.92
10.92
3.80
eB
L
PIN # 1
IDENTIFICATION
3.30
D
TOP VIEW
E
A2
A1
A
c
b2
L
eB
e
b
SIDE VIEW
END VIEW
Notes:
(1) All dimensions are in millimeters.
(2) Complies with JEDEC MS-001.
http://onsemi.com
12
CAT25080, CAT25160
PACKAGE DIMENSIONS
SOIC 8, 150 mils
CASE 751BD−01
ISSUE O
SYMBOL
MIN
NOM
MAX
1.35
A
1.75
A1
b
0.10
0.33
0.19
4.80
5.80
3.80
0.25
0.51
0.25
5.00
6.20
4.00
c
E1
E
D
E
E1
e
h
L
θ
1.27 BSC
0.25
0.40
0º
0.50
1.27
8º
PIN # 1
IDENTIFICATION
TOP VIEW
D
h
A1
θ
A
c
e
b
L
SIDE VIEW
END VIEW
Notes:
(1) All dimensions are in millimeters. Angles in degrees.
(2) Complies with JEDEC MS-012.
http://onsemi.com
13
CAT25080, CAT25160
PACKAGE DIMENSIONS
TSSOP8, 4.4x3
CASE 948AL−01
ISSUE O
b
SYMBOL
MIN
NOM
MAX
A
A1
A2
b
1.20
0.15
1.05
0.30
0.20
3.10
6.50
4.50
0.05
0.80
0.19
0.09
2.90
6.30
4.30
0.90
E
c
E1
D
3.00
6.40
E
E1
e
4.40
0.65 BSC
1.00 REF
L
L1
0.50
0.60
0.75
0º
8º
θ
e
TOP VIEW
D
c
A2
A
q1
A1
L1
L
SIDE VIEW
END VIEW
Notes:
(1) All dimensions are in millimeters. Angles in degrees.
(2) Complies with JEDEC MO-153.
http://onsemi.com
14
CAT25080, CAT25160
PACKAGE DIMENSIONS
TDFN8, 2x3
CASE 511AK−01
ISSUE A
D
A
e
b
E2
E
PIN#1
IDENTIFICATION
A1
PIN#1 INDEX AREA
D2
L
TOP VIEW
SIDE VIEW
BOTTOM VIEW
SYMBOL
MIN
0.70
0.00
0.45
NOM
MAX
0.80
0.05
0.65
A
A1
A2
A3
b
0.75
0.02
A2
0.55
0.20 REF
0.25
A3
0.20
1.90
1.30
2.90
1.20
0.30
2.10
1.50
3.10
1.40
D
2.00
FRONT VIEW
D2
E
1.40
3.00
E2
e
1.30
0.50 TYP
0.30
L
0.20
0.40
Notes:
(1) All dimensions are in millimeters.
(2) Complies with JEDEC MO-229.
http://onsemi.com
15
CAT25080, CAT25160
PACKAGE DIMENSIONS
UDFN8, 2x2
CASE 517AW−01
ISSUE O
D
A
D2
DETAIL A
E
E2
PIN #1
IDENTIFICATION
A1
PIN #1 INDEX AREA
TOP VIEW
SIDE VIEW
BOTTOM VIEW
SYMBOL
MIN
NOM
MAX
A
A1
b
0.45
0.00
0.18
1.90
1.50
1.90
0.80
0.50
0.02
0.55
0.05
0.30
2.10
1.70
2.10
1.00
b
0.25
D
2.00
L
D2
E
1.60
2.00
e
E2
e
0.90
0.50 BSC
0.30
DETAIL A
L
0.20
0.45
Notes:
(1) All dimensions are in millimeters.
(2) Complies with JEDEC MO-229.
http://onsemi.com
16
CAT25080, CAT25160
PACKAGE DIMENSIONS
UDFN8, 2x3 EXTENDED PAD
CASE 517AZ−01
ISSUE O
b
D
e
A
L
DAP SIZE 1.8 x 1.8
E2
E
PIN #1
IDENTIFICATION
A1
PIN #1 INDEX AREA
D2
TOP VIEW
SIDE VIEW
BOTTOM VIEW
SYMBOL
MIN
0.45
0.00
NOM
MAX
0.55
0.05
A
A1
A3
b
0.50
0.02
0.127 REF
0.25
A3
A
DETAIL A
0.065 REF
0.20
1.95
1.35
2.95
1.25
0.30
2.05
1.45
3.05
1.35
D
2.00
FRONT VIEW
D2
E
1.40
3.00
E2
e
1.30
0.50 REF
0.30
L
0.25
0.35
0.065 REF
Copper Exposed
A3 0.0 - 0.05
DETAIL A
Notes:
(1) ꢀAll dimensions are in millimeters.
(2) Refer JEDEC MO-236/MO-252.
http://onsemi.com
17
CAT25080, CAT25160
ORDERING INFORMATION (Notes 13 − 16)
Specific
Device
Marking*
Device Order
Number
Lead
Finish
Shipping
(Note 18)
Package Type
Temperature Range
CAT25080HU2I-GT3
CAT25080HU2E-GT3
CAT25080HU4I-GT3
CAT25080HU4E-GT3
CAT25080LI-G
S3
S3
UDFN8
UDFN8
I = Industrial (−40°C to +85°C)
E = Extended (−40°C to +125°C)
I = Industrial (−40°C to +85°C)
E = Extended (−40°C to +125°C)
I = Industrial (−40°C to +85°C)
E = Extended (−40°C to +125°C)
I = Industrial (−40°C to +85°C)
E = Extended (−40°C to +125°C)
I = Industrial (−40°C to +85°C)
NiPdAu
NiPdAu
NiPdAu
NiPdAu
NiPdAu
NiPdAu
NiPdAu
NiPdAu
NiPdAu
Tape & Reel,
3,000 Units / Reel
S3U
UDFN8−EP
UDFN8−EP
PDIP−8
S3U
25080D
25080D
25080D
25080D
S3T
Tube, 50 Units / Tube
CAT25080LE-G
PDIP−8
CAT25080VI-GT3
CAT25080VE-GT3
SOIC−8, JEDEC
SOIC−8, JEDEC
TDFN−8
CAT25080VP2I-GT3
(Note 17)
Tape & Reel,
3,000 Units / Reel
CAT25080VP2E-GT3
(Note 17)
S3T
TDFN−8
E = Extended (−40°C to +125°C)
NiPdAu
CAT25080YI-GT3
CAT25080YE-GT3
S08D
S08D
TSSOP−8
TSSOP−8
I = Industrial (−40°C to +85°C)
E = Extended (−40°C to +125°C)
NiPdAu
NiPdAu
CAT25160HU2I-GT3
CAT25160HU2E-GT3
CAT25160HU4I-GT3
CAT25160HU4E-GT3
CAT25160LI-G
S4
S4
UDFN8
UDFN8
I = Industrial (−40°C to +85°C)
E = Extended (−40°C to +125°C)
I = Industrial (−40°C to +85°C)
E = Extended (−40°C to +125°C)
I = Industrial (−40°C to +85°C)
E = Extended (−40°C to +125°C)
I = Industrial (−40°C to +85°C)
E = Extended (−40°C to +125°C)
I = Industrial (−40°C to +85°C)
NiPdAu
NiPdAu
NiPdAu
NiPdAu
NiPdAu
NiPdAu
NiPdAu
NiPdAu
NiPdAu
Tape & Reel,
3,000 Units / Reel
S4U
UDFN8−EP
UDFN8−EP
PDIP−8
S4U
25160D
25160D
25160D
25160D
S4T
Tube, 50 Units / Tube
CAT25160LE-G
PDIP−8
CAT25160VI-GT3
CAT25160VE-GT3
SOIC−8, JEDEC
SOIC−8, JEDEC
TDFN−8
CAT25160VP2I-GT3
(Note 17)
Tape & Reel,
3,000 Units / Reel
CAT25160VP2E-GT3
(Note 17)
S4T
TDFN−8
E = Extended (−40°C to +125°C)
NiPdAu
CAT25160YI-GT3
CAT25160YE-GT3
S16D
S16D
TSSOP−8
TSSOP−8
I = Industrial (−40°C to +85°C)
E = Extended (−40°C to +125°C)
NiPdAu
NiPdAu
13.All packages are RoHS−compliant (Lead−free, Halogen−free).
14.The standard lead finish is NiPdAu.
15.For detailed information and a breakdown of device nomenclature and numbering systems, please see the ON Semiconductor Device
Nomenclature document, TND310/D, available at www.onsemi.com
16.For additional package and temperature options, please contact your nearest ON Semiconductor Sales office.
17.Not recommended for new design
18.For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging
Specifications Brochure, BRD8011/D.
* Marking for New Product (Rev D)
http://onsemi.com
18
CAT25080, CAT25160
ON Semiconductor and
are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks,
copyrights, trade secrets, and other intellectual property. A listing of SCILLC’s product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent−Marking.pdf. SCILLC
reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any
particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without
limitation special, consequential or incidental damages. “Typical” parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications
and actual performance may vary over time. All operating parameters, including “Typicals” must be validated for each customer application by customer’s technical experts. SCILLC
does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for
surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where
personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and
its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly,
any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture
of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.
PUBLICATION ORDERING INFORMATION
LITERATURE FULFILLMENT:
N. American Technical Support: 800−282−9855 Toll Free
USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421 33 790 2910
Japan Customer Focus Center
Phone: 81−3−5817−1050
ON Semiconductor Website: www.onsemi.com
Order Literature: http://www.onsemi.com/orderlit
Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA
Phone: 303−675−2175 or 800−344−3860 Toll Free USA/Canada
Fax: 303−675−2176 or 800−344−3867 Toll Free USA/Canada
Email: orderlit@onsemi.com
For additional information, please contact your local
Sales Representative
CAT25080/D
相关型号:
©2020 ICPDF网 联系我们和版权申明